JP2014090098A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP2014090098A JP2014090098A JP2012239534A JP2012239534A JP2014090098A JP 2014090098 A JP2014090098 A JP 2014090098A JP 2012239534 A JP2012239534 A JP 2012239534A JP 2012239534 A JP2012239534 A JP 2012239534A JP 2014090098 A JP2014090098 A JP 2014090098A
- Authority
- JP
- Japan
- Prior art keywords
- metal particles
- semiconductor device
- metal
- connection member
- plating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
- H01L2224/11505—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
- H01L2224/11901—Methods of manufacturing bump connectors involving a specific sequence of method steps with repetition of the same manufacturing step
- H01L2224/11902—Multiple masking steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13011—Shape comprising apertures or cavities, e.g. hollow bump
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
Landscapes
- Wire Bonding (AREA)
Abstract
【解決手段】半導体素子11と、前記半導体素子と基板21とを電気的および機械的に接続し、複数の金属粒子と前記複数の金属粒子間を接続するめっき層とを含み、金属32と空洞34が混在するポーラス構造を含む接続部材30と、を具備する半導体装置。半導体素子11上にマスク層を形成し、前記マスク層の開口内に複数の金属粒子32aを配置し、前記複数の金属粒子32a間をめっきにより接続することにより、前記半導体素子と基板21とを電気的および機械的に接続し、金属32と空洞34が混在するポーラス構造を含む接続部材30を形成する半導体装置の製造方法。
【選択図】図2
Description
(付記1)半導体素子と、前記半導体素子と基板とを電気的および機械的に接続し、複数の金属粒子と前記複数の金属粒子間を接続するめっき層とを含み、金属と空洞が混在するポーラス構造を含む接続部材と、を具備することを特徴とする半導体装置。
(付記2)前記複数の金属粒子と前記めっき層とは同じ金属を主成分とすることを特徴とする付記1記載の半導体装置。
(付記3)前記金属は銅を主成分とすることを特徴とする付記2記載の半導体装置。
(付記4)半導体素子上にマスク層を形成し、前記マスク層の開口内に複数の金属粒子を配置し、前記複数の金属粒子間をめっきにより接続することにより、前記半導体素子と基板とを電気的および機械的に接続し、金属と空洞が混在するポーラス構造を含む接続部材を形成することを特徴とする半導体装置の製造方法。
(付記5)前記複数の金属粒子と溶剤を含むペーストを印刷法により前記開口内に配置することを特徴とする付記4記載の半導体装置の製造方法。
(付記6)前記開口に前記複数の金属粒子の径より小さな孔を備えるシートを配置し、前記孔を介し前記溶剤とめっき液とを交換することを特徴とする付記5記載の半導体装置の製造方法。
(付記7)前記複数の金属粒子間を電気めっきにより接続することを特徴とする付記4から6のいずれか一項記載の半導体装置の製造方法。
(付記8)前記複数の金属粒子間を前記金属粒子と同じ主成分の金属により接続することを特徴とする付記4から7のいずれか一項記載の半導体装置。
(付記9)前記金属は銅を主成分とすることを特徴とする付記8記載の半導体装置。
21 基板
30 接続部材
32a 金属粒子
32b めっき層
34 空洞部
42 ペースト
46 めっき液
68 シート
69 孔
Claims (5)
- 半導体素子と、
前記半導体素子と基板とを電気的および機械的に接続し、複数の金属粒子と前記複数の金属粒子間を接続するめっき層とを含み、金属と空洞が混在するポーラス構造を含む接続部材と、
を具備することを特徴とする半導体装置。 - 前記複数の金属粒子と前記めっき層とは同じ金属を主成分とすることを特徴とする請求項1記載の半導体装置。
- 半導体素子上にマスク層を形成し、
前記マスク層の開口内に複数の金属粒子を配置し、
前記複数の金属粒子間をめっきにより接続することにより、前記半導体素子と基板とを電気的および機械的に接続し、金属と空洞が混在するポーラス構造を含む接続部材を形成することを特徴とする半導体装置の製造方法。 - 前記複数の金属粒子と溶剤を含むペーストを印刷法により前記開口内に配置することを特徴とする請求項3記載の半導体装置の製造方法。
- 前記開口に前記複数の金属粒子の径より小さな孔を備えるシートを配置し、
前記孔を介し前記溶剤とめっき液とを交換することを特徴とする請求項4記載の半導体装置の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012239534A JP5924235B2 (ja) | 2012-10-30 | 2012-10-30 | 半導体装置およびその製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012239534A JP5924235B2 (ja) | 2012-10-30 | 2012-10-30 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2014090098A true JP2014090098A (ja) | 2014-05-15 |
JP5924235B2 JP5924235B2 (ja) | 2016-05-25 |
Family
ID=50791775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012239534A Expired - Fee Related JP5924235B2 (ja) | 2012-10-30 | 2012-10-30 | 半導体装置およびその製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5924235B2 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022176563A1 (ja) * | 2021-02-19 | 2022-08-25 | ソニーセミコンダクタソリューションズ株式会社 | 電子機器 |
CN117832170A (zh) * | 2024-03-05 | 2024-04-05 | 北京大学 | 一种适用于电子封装的连接结构的制备方法及连接结构 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62140381A (ja) * | 1985-12-13 | 1987-06-23 | 沖電気工業株式会社 | 電子部品用接続導体 |
JP2003174055A (ja) * | 2001-12-06 | 2003-06-20 | Asahi Kasei Corp | 微細パターン接続用回路部品およびその形成方法 |
-
2012
- 2012-10-30 JP JP2012239534A patent/JP5924235B2/ja not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62140381A (ja) * | 1985-12-13 | 1987-06-23 | 沖電気工業株式会社 | 電子部品用接続導体 |
JP2003174055A (ja) * | 2001-12-06 | 2003-06-20 | Asahi Kasei Corp | 微細パターン接続用回路部品およびその形成方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022176563A1 (ja) * | 2021-02-19 | 2022-08-25 | ソニーセミコンダクタソリューションズ株式会社 | 電子機器 |
CN117832170A (zh) * | 2024-03-05 | 2024-04-05 | 北京大学 | 一种适用于电子封装的连接结构的制备方法及连接结构 |
CN117832170B (zh) * | 2024-03-05 | 2024-05-07 | 北京大学 | 一种适用于电子封装的连接结构的制备方法及连接结构 |
Also Published As
Publication number | Publication date |
---|---|
JP5924235B2 (ja) | 2016-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9698118B2 (en) | Method and apparatus for connecting packages onto printed circuit boards | |
KR100921919B1 (ko) | 반도체 칩에 형성되는 구리기둥-주석범프 및 그의 형성방법 | |
US11527504B2 (en) | Conductive external connector structure and method of forming | |
US20130249083A1 (en) | Packaging substrate | |
TW200926379A (en) | Package substrate having electrical connecting structure and method of fabricating the same | |
JP2012069761A (ja) | 半導体素子、半導体素子実装体及び半導体素子の製造方法 | |
JP5370599B2 (ja) | 電子部品モジュールおよび電子部品素子 | |
US9674952B1 (en) | Method of making copper pillar with solder cap | |
TW201247071A (en) | Wiring board and method of manufacturing the same | |
JP5924235B2 (ja) | 半導体装置およびその製造方法 | |
US20090183906A1 (en) | Substrate for mounting device and method for producing the same, semiconductor module and method for producing the same, and portable apparatus provided with the same | |
TW200929467A (en) | Packaging substrate structure | |
TWI351749B (en) | Packaging substrate and method for menufacturing t | |
JP2006303036A (ja) | 半導体装置 | |
JP2009164493A (ja) | 配線基板及びその製造方法並びに電子部品装置及びその製造方法 | |
JP2019186330A (ja) | 配線基板、半導体パッケージ及び配線基板の製造方法 | |
JP2011061179A (ja) | 印刷回路基板及び印刷回路基板の製造方法 | |
TW200901419A (en) | Packaging substrate surface structure and method for fabricating the same | |
JP2009135345A (ja) | 半導体装置及びその製造方法 | |
TW201322837A (zh) | 配線基板及其製造方法 | |
US11335634B2 (en) | Chip package structure and method for forming the same | |
JP4938346B2 (ja) | 半導体装置およびその製造方法 | |
JP2005340255A (ja) | 半導体装置およびその製造方法ならびに電子機器 | |
JP2006202882A (ja) | 半導体装置およびその製造方法 | |
JP2022189275A (ja) | 端子構造、配線基板及び端子構造の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20150611 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150701 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160112 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160114 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160229 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160322 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160404 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5924235 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |