JP2014026712A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014026712A5 JP2014026712A5 JP2013048776A JP2013048776A JP2014026712A5 JP 2014026712 A5 JP2014026712 A5 JP 2014026712A5 JP 2013048776 A JP2013048776 A JP 2013048776A JP 2013048776 A JP2013048776 A JP 2013048776A JP 2014026712 A5 JP2014026712 A5 JP 2014026712A5
- Authority
- JP
- Japan
- Prior art keywords
- value
- conversion candidate
- conversion
- write
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims 76
- 230000007704 transition Effects 0.000 claims 31
- 238000000034 method Methods 0.000 claims 16
- 230000010365 information processing Effects 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013048776A JP5929790B2 (ja) | 2012-06-19 | 2013-03-12 | 記憶制御装置、記憶装置、情報処理システム、および、それらにおける処理方法 |
| US13/873,679 US9229714B2 (en) | 2012-06-19 | 2013-04-30 | Memory control apparatus, memory apparatus, information processing system, and processing method for use therewith |
| CN201310231214.5A CN103513934B (zh) | 2012-06-19 | 2013-06-09 | 存储器控制设备、存储器设备、信息处理系统和处理方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012137397 | 2012-06-19 | ||
| JP2012137397 | 2012-06-19 | ||
| JP2013048776A JP5929790B2 (ja) | 2012-06-19 | 2013-03-12 | 記憶制御装置、記憶装置、情報処理システム、および、それらにおける処理方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014026712A JP2014026712A (ja) | 2014-02-06 |
| JP2014026712A5 true JP2014026712A5 (enExample) | 2015-04-09 |
| JP5929790B2 JP5929790B2 (ja) | 2016-06-08 |
Family
ID=49757034
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013048776A Expired - Fee Related JP5929790B2 (ja) | 2012-06-19 | 2013-03-12 | 記憶制御装置、記憶装置、情報処理システム、および、それらにおける処理方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US9229714B2 (enExample) |
| JP (1) | JP5929790B2 (enExample) |
| CN (1) | CN103513934B (enExample) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9304709B2 (en) | 2013-09-06 | 2016-04-05 | Western Digital Technologies, Inc. | High performance system providing selective merging of dataframe segments in hardware |
| US20170052739A1 (en) * | 2014-05-09 | 2017-02-23 | Sony Corporation | Storage control device, storage device, and storage control method |
| KR102636091B1 (ko) * | 2016-10-14 | 2024-02-14 | 에스케이하이닉스 주식회사 | 저항성 메모리 장치, 이를 위한 선택적 쓰기 장치 및 동작 방법 |
| JP6387134B1 (ja) * | 2017-03-09 | 2018-09-05 | ウィンボンド エレクトロニクス コーポレーション | 半導体記憶装置 |
| JP6860787B2 (ja) * | 2017-07-25 | 2021-04-21 | 富士通株式会社 | メモリ制御回路、メモリ、及びメモリ制御方法 |
| KR20190036795A (ko) * | 2017-09-28 | 2019-04-05 | 에스케이하이닉스 주식회사 | 전류 소모량을 줄일 수 있는 반도체 메모리 장치 및 이를 포함하는 시스템 |
| KR20190074890A (ko) * | 2017-12-20 | 2019-06-28 | 에스케이하이닉스 주식회사 | 메모리 컨트롤러 및 그 동작 방법 |
| US10566052B2 (en) | 2017-12-22 | 2020-02-18 | Micron Technology, Inc. | Auto-referenced memory cell read techniques |
| US10431301B2 (en) * | 2017-12-22 | 2019-10-01 | Micron Technology, Inc. | Auto-referenced memory cell read techniques |
| CN108215513B (zh) * | 2018-02-05 | 2019-06-21 | 杭州旗捷科技有限公司 | 可变阈值的反馈电路、耗材芯片、耗材 |
| KR102495539B1 (ko) * | 2018-07-16 | 2023-02-06 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 메모리 시스템의 동작방법 |
| TWI725434B (zh) * | 2019-05-24 | 2021-04-21 | 慧榮科技股份有限公司 | 藉助於組態設定來進行動態節流控制之方法、具備計算機功能的主機、以及資料儲存裝置及其控制器 |
| US10937495B2 (en) | 2019-07-02 | 2021-03-02 | Winbond Electronics Corp. | Resistive memory apparatus and method for writing data thereof |
| JP6893535B2 (ja) * | 2019-08-15 | 2021-06-23 | 華邦電子股▲ふん▼有限公司Winbond Electronics Corp. | 抵抗メモリ及びそのデータ書込み方法 |
| TWI755154B (zh) | 2020-03-03 | 2022-02-11 | 美商美光科技公司 | 基於計數器及錯誤校正碼反饋用於記憶體單元之即時程式化及驗證方法 |
| WO2021176243A1 (en) | 2020-03-03 | 2021-09-10 | Micron Technology, Inc. | On-the-fly programming and verifying method for memory cells based on counters and ecc feedback |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4134637B2 (ja) * | 2002-08-27 | 2008-08-20 | 株式会社日立製作所 | 半導体装置 |
| KR100510512B1 (ko) * | 2002-11-18 | 2005-08-26 | 삼성전자주식회사 | 이중 데이터율 동기식 반도체 장치의 데이터 출력 회로 및그 방법 |
| CN100476810C (zh) * | 2005-05-08 | 2009-04-08 | 浙江大学 | 一种实现信息系统数据自动交换的方法 |
| JP4719236B2 (ja) * | 2008-03-21 | 2011-07-06 | 株式会社東芝 | 半導体記憶装置及び半導体記憶システム |
| JP5942781B2 (ja) * | 2012-04-16 | 2016-06-29 | ソニー株式会社 | 記憶制御装置、メモリシステム、情報処理システム、および、記憶制御方法 |
-
2013
- 2013-03-12 JP JP2013048776A patent/JP5929790B2/ja not_active Expired - Fee Related
- 2013-04-30 US US13/873,679 patent/US9229714B2/en not_active Expired - Fee Related
- 2013-06-09 CN CN201310231214.5A patent/CN103513934B/zh not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2014026712A5 (enExample) | ||
| US9229714B2 (en) | Memory control apparatus, memory apparatus, information processing system, and processing method for use therewith | |
| JP6106903B2 (ja) | クロスポイント不揮発性メモリに格納されたデータのリフレッシュ | |
| US9489148B2 (en) | Selecting between non-volatile memory units having different minimum addressable data unit sizes | |
| KR20200117045A (ko) | 메모리 시스템의 온도에 기초한 프로그래밍 동작을 위한 파라미터 조정 | |
| US20130329491A1 (en) | Hybrid Memory Module | |
| US9268487B2 (en) | Method and apparatus for restricting writes to solid state memory when an end-of life condition is reached | |
| US11282564B1 (en) | Selective wordline scans based on a data state metric | |
| CN115240745B (zh) | 用于将高读取数据存储在存储器装置的低影响读取干扰页面处的方法和系统 | |
| US20130219146A1 (en) | Method, device and system for a configurable address space for non-volatile memory | |
| CN114787761A (zh) | 使用存储器单元的所测量信号及噪声特性的存储器系统性能增强 | |
| US10795610B2 (en) | Read look ahead data size determination | |
| US20180301193A1 (en) | Apparatuses and methods for automated dynamic word line start voltage | |
| US20200183592A1 (en) | Storage device and method of operating the same | |
| US11561713B2 (en) | Simplified high capacity die and block management | |
| US20200319823A1 (en) | Large data read techniques | |
| EP2799998A1 (en) | Storage control device, storage device, information processing system, and processing methods in same | |
| CN103295645B (zh) | 一种动态存储器的扫描检测方法及系统 | |
| JP6419337B2 (ja) | 正当なメモリアクセスの検知方法及び装置 | |
| KR20200084901A (ko) | 오프셋에 기반한 로직 블록 매핑 | |
| KR20110109418A (ko) | 비휘발성 메모리 저장 장치 및 비휘발성 메모리 저장 장치의 성능 향상 방법 | |
| CN114527860A (zh) | 存储器子系统的独立热节流温度控制 | |
| US20210026562A1 (en) | Selecting read voltage using write transaction data | |
| JP2014013635A (ja) | 記憶制御装置、記憶装置、情報処理システム、および、それらにおける処理方法 | |
| US20230110664A1 (en) | Managing a memory sub-system based on composite temperature |