JP2013152737A - 固体メモリデバイスにおけるデータ復帰 - Google Patents
固体メモリデバイスにおけるデータ復帰 Download PDFInfo
- Publication number
- JP2013152737A JP2013152737A JP2013058608A JP2013058608A JP2013152737A JP 2013152737 A JP2013152737 A JP 2013152737A JP 2013058608 A JP2013058608 A JP 2013058608A JP 2013058608 A JP2013058608 A JP 2013058608A JP 2013152737 A JP2013152737 A JP 2013152737A
- Authority
- JP
- Japan
- Prior art keywords
- data
- cell
- read
- reference signal
- decoding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5642—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/1515—Reed-Solomon codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/19—Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/373—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with erasure correction and erasure determination, e.g. for packet loss recovery or setting of erasures for the decoding of Reed-Solomon codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/3746—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with iterative decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/45—Soft decoding, i.e. using symbol reliability information
- H03M13/451—Soft decoding, i.e. using symbol reliability information using a set of candidate code words, e.g. ordered statistics decoding [OSD]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/45—Soft decoding, i.e. using symbol reliability information
- H03M13/458—Soft decoding, i.e. using symbol reliability information by updating bit probabilities or hard decisions in an iterative fashion for convergence to a final decoding result
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/154—Error and erasure correction, e.g. by using the error and erasure locator or Forney polynomial
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Algebra (AREA)
- Pure & Applied Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
- Storage Device Security (AREA)
Abstract
【解決手段】固体メモリデバイスのセルに関するハード誤りを特定する段階110と、特定されたハード誤りを有するセルの位置を、セルに元々プログラミングされていたデータを復帰させる復号器に提供する段階112と、復号器を利用して、セルに元々プログラミングされていたデータを復帰させる段階114と、を備える。また、固体メモリデバイスのセルに格納されているデータを、データの読み出しに通常利用される参照信号とは異なる、修正された参照信号を利用して読み出す段階と、セルから読み出されたデータに基づいて、セルから読み出されたデータの少なくとも1つの値が消失用にマークされる消失フラグを形成する段階と、消失フラグを利用して、セルから読み出されたデータを復号する段階と、を備える。
【選択図】図1
Description
Claims (20)
- 固体メモリデバイスのセルに関するハード誤りを特定する段階と、
前記特定されたハード誤りを有する前記セルの位置を、前記セルに元々プログラミングされていたデータを復帰させる復号器に提供する段階と、
前記復号器を利用して、前記セルに元々プログラミングされていた前記データを復帰させる段階と、を備える、方法。 - 前記セルに関する前記ハード誤りは、前記セルに元々プログラミングされていた前記データの復号に失敗したことに呼応して特定される、請求項1に記載の方法。
- 前記セルに関する前記ハード誤りを特定する段階は、
既知のデータで前記セルを再プログラミングする段階と、
前記セルが既知のデータで再プログラミングされた後で、前記セルから読み出しデータを読み出す段階と、
前記読み出しデータを前記既知のデータと比較する段階と、を有する、請求項1に記載の方法。 - 前記読み出しデータが前記既知のデータと異なっている場合、前記セルがハード誤りを有するとして特定する段階をさらに備える、請求項3に記載の方法。
- 前記既知のデータは、前記セルの復号に失敗する前記セルに元々プログラミングされていた前記データに関連する読み出しデータを含む、請求項3に記載の方法。
- 前記再プログラミングする段階、前記読み出す段階、および前記読み出しデータを比較する段階は、繰り返し行われる、請求項3に記載の方法。
- 前記再プログラミングする段階、前記読み出す段階、および前記読み出しデータを比較する段階は、各繰り返しについて異なる既知のデータを利用して行われる、請求項6に記載の方法。
- 前記復号器を利用して前記データを復帰させる段階は、
ソフト復号器またはハード復号器を利用する段階を有し、
前記ソフト復号器または前記ハード復号器は、誤り訂正符号(ECC)を利用する、請求項1に記載の方法。 - 前記復号器を利用して前記データを復帰させる段階は、消失復号を利用する段階を有する、請求項1に記載の方法。
- 前記消失復号を利用する段階は、
前記特定されたハード誤りを有する前記セルに対応する前記データ内のビットまたはシンボルを消失して、前記元々プログラミングされていたデータの前記復号による復帰を成功させる段階を含む、請求項9に記載の方法。 - 前記復号器を利用して前記データを復帰させる段階は、ビットフリップを利用する段階を有する、請求項1に記載の方法。
- 前記ビットフリップを利用する段階は、
復号が成功するまで、前記特定されたハード誤りを有する前記セルに対応する異なるビット値の組み合わせを利用して前記セルに元々プログラミングされていた前記データを復号する段階を含む、請求項11に記載の方法。 - 固体メモリデバイスのセルに格納されているデータを、前記データの読み出しに通常利用される参照信号とは異なる、修正された参照信号を利用して読み出す段階と、
前記セルから読み出された前記データに基づいて、前記セルから読み出された前記データの少なくとも1つの値が消失用にマークされることを示す消失フラグを形成する段階と、
前記消失フラグを利用して、前記セルから読み出された前記データを復号する段階と、を備える、方法。 - 前記セルに格納されているデータを読み出す段階は、前記セルに格納されている前記データの再読み出し処理であり、
前記データを読み出す段階は、前記データの復号に失敗したことに呼応して行われる、請求項13に記載の方法。 - 前記セルに格納されているデータを読み出す段階は、少なくとも2回行われ、
前記通常利用される参照信号より高い、修正された参照信号を利用して前記データを読み出す段階と、
前記通常利用される参照信号より低い、修正された参照信号を利用して前記データを読み出す段階と、を有する、請求項13に記載の方法。 - 前記消失フラグを形成する段階は、
前記通常利用される参照信号を利用して前記セルから読み出されたデータを、前記修正された参照信号を利用して前記セルから読み出された前記データと比較する段階と、
前記通常利用される参照信号を利用して前記セルから読み出された前記少なくとも1つの値が、前記修正された参照信号を利用して前記セルから読み出された前記少なくとも1つの値とは異なる場合、前記少なくとも1つの値を消失するフラグを立てる段階と、を有する、請求項13に記載の方法。 - 前記通常利用される参照信号より高い、修正された参照信号を利用して前記データを読み出す段階と、前記通常利用される参照信号より低い、修正された参照信号を利用して前記データを読み出す段階とは、多数回行われ、
前記1以上の消失フラグを形成する段階は、
前記少なくとも1つの値が前記固体メモリデバイスの大部分の復号原理が好む値で読み出される回数が、前記少なくとも1つの値が閾値分、別の値で読み出される回数より小さい場合、前記少なくとも1つの値を消失するフラグを立てる段階と、
前記少なくとも1つの値が前記大部分の復号原理が好む前記値で読み出される回数が、前記少なくとも1つの値が別の値で読み出される回数より大きい場合、前記少なくとも1つの値を前記大部分の復号原理が好む前記値に設定する段階と、を有する、請求項15に記載の方法。 - 前記消失フラグを利用して、前記セルから読み出された前記データを復号する段階は、
消失復号をする段階を含む、請求項13に記載の方法。 - 前記セルに格納されている前記データを読み出す段階で利用される各参照信号に対応する誤りの数を取得する段階と、
最少誤り数に対応する前記参照信号を記録して将来の利用に備える段階と、をさらに備える、請求項13に記載の方法。 - 前記復号されたデータを出力する段階をさらに備える、請求項13に記載の方法。
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US8154608P | 2008-07-17 | 2008-07-17 | |
US61/081,546 | 2008-07-17 | ||
US8851408P | 2008-08-13 | 2008-08-13 | |
US61/088,514 | 2008-08-13 | ||
US11815208P | 2008-11-26 | 2008-11-26 | |
US61/118,152 | 2008-11-26 | ||
US12/494,004 | 2009-06-29 | ||
US12/494,004 US8458536B2 (en) | 2008-07-17 | 2009-06-29 | Data recovery in solid state memory devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009165075A Division JP5272212B2 (ja) | 2008-07-17 | 2009-07-13 | 固体メモリデバイスにおけるデータ復帰 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013152737A true JP2013152737A (ja) | 2013-08-08 |
JP5582372B2 JP5582372B2 (ja) | 2014-09-03 |
Family
ID=41531338
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009165075A Active JP5272212B2 (ja) | 2008-07-17 | 2009-07-13 | 固体メモリデバイスにおけるデータ復帰 |
JP2013058608A Expired - Fee Related JP5582372B2 (ja) | 2008-07-17 | 2013-03-21 | 固体メモリデバイスにおけるデータ復帰 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009165075A Active JP5272212B2 (ja) | 2008-07-17 | 2009-07-13 | 固体メモリデバイスにおけるデータ復帰 |
Country Status (3)
Country | Link |
---|---|
US (2) | US8458536B2 (ja) |
JP (2) | JP5272212B2 (ja) |
CN (1) | CN101789269B (ja) |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8458536B2 (en) | 2008-07-17 | 2013-06-04 | Marvell World Trade Ltd. | Data recovery in solid state memory devices |
KR101574208B1 (ko) * | 2009-03-31 | 2015-12-07 | 삼성전자주식회사 | 불휘발성 메모리 장치, 그것을 포함하는 메모리 시스템, 그리고 그것의 동작 방법 |
KR101541040B1 (ko) * | 2010-03-12 | 2015-08-03 | 엘에스아이 코포레이션 | 플래시 메모리들을 위한 ldpc 소거 디코딩 |
GB2494577B (en) * | 2010-05-31 | 2013-11-20 | Ibm | Decoding of LDPC code |
US8996967B2 (en) | 2010-08-06 | 2015-03-31 | Stmicroelectronics, Inc. | Rendering data write errors detectable |
US8745466B2 (en) * | 2010-08-06 | 2014-06-03 | Stmicroelectronics, Inc. | Detecting data-write errors |
US8638602B1 (en) | 2010-09-10 | 2014-01-28 | Western Digital Technologies, Inc. | Background selection of voltage reference values for performing memory read operations |
US8503237B1 (en) | 2011-05-18 | 2013-08-06 | Western Digital Technologies, Inc. | System and method for data recovery in a solid state storage device |
US8406053B1 (en) | 2011-09-21 | 2013-03-26 | Sandisk Technologies Inc. | On chip dynamic read for non-volatile storage |
US9009578B1 (en) * | 2011-11-11 | 2015-04-14 | Marvell International Ltd. | Methodology for improved bit-flipping decoder in 1-read and 2-read scenarios |
US8924815B2 (en) * | 2011-11-18 | 2014-12-30 | Sandisk Enterprise Ip Llc | Systems, methods and devices for decoding codewords having multiple parity segments |
FR2983665B1 (fr) * | 2011-12-02 | 2014-06-20 | Commissariat Energie Atomique | Procede de generation d'un code correcteur lineaire maximise, procede et dispositif de decodage d'un tel code |
US8640421B2 (en) | 2012-03-27 | 2014-02-04 | Energex Llc | Wall system with self gauging trowel on membrane |
US8879325B1 (en) * | 2012-05-30 | 2014-11-04 | Densbits Technologies Ltd. | System, method and computer program product for processing read threshold information and for reading a flash memory module |
US9128710B2 (en) * | 2012-06-05 | 2015-09-08 | Sk Hynix Memory Solutions Inc. | Power saving techniques that use a lower bound on bit errors |
FR2992504A1 (fr) * | 2012-06-26 | 2013-12-27 | Commissariat Energie Atomique | Dispositif et procede pour la correction d'erreurs dans un mot de code |
US9036417B2 (en) | 2012-09-06 | 2015-05-19 | Sandisk Technologies Inc. | On chip dynamic read level scan and error detection for nonvolatile storage |
US8786972B2 (en) | 2012-11-18 | 2014-07-22 | HGST Netherlands B.V. | Magnetic recording disk drive with method for recovery of data from failed data sectors |
US8924824B1 (en) * | 2013-03-12 | 2014-12-30 | Western Digital Technologies, Inc. | Soft-decision input generation for data storage systems |
US8990668B2 (en) * | 2013-03-14 | 2015-03-24 | Western Digital Technologies, Inc. | Decoding data stored in solid-state memory |
US9548764B1 (en) * | 2013-12-03 | 2017-01-17 | Marvell International Ltd. | Memory efficient decoders for low-density parity-check codes |
US9641285B2 (en) | 2014-03-06 | 2017-05-02 | Samsung Electronics Co., Ltd. | Ultra low power (ULP) decoder and decoding processing |
EP2916460B1 (en) * | 2014-03-06 | 2017-08-23 | Samsung Electronics Co., Ltd | Ultra low power consumption (ulp) decoder |
US10200064B1 (en) | 2014-03-18 | 2019-02-05 | Marvell International Ltd. | Systems and method for bit-flipping decoders with partial-column processing, ordering and scheduling |
US10038456B1 (en) | 2014-03-25 | 2018-07-31 | Marvell International Ltd. | Decoders with look ahead logic |
KR102147970B1 (ko) | 2014-08-05 | 2020-08-25 | 삼성전자주식회사 | 비휘발성 메모리 기반의 스토리지 디바이스의 복구 방법 및 상기 스토리지 디바이스를 포함하는 전자 시스템의 동작 방법 |
KR102149674B1 (ko) | 2014-10-13 | 2020-09-01 | 삼성전자주식회사 | 에러 정정 디코더 및 에러 정정 디코더의 동작 방법 |
KR20170068681A (ko) * | 2015-12-09 | 2017-06-20 | 에스케이하이닉스 주식회사 | 데이터 저장 장치 및 그것의 동작 방법 |
CN105573676B (zh) * | 2015-12-16 | 2019-02-15 | 浪潮(北京)电子信息产业有限公司 | 一种存储系统中验证数据一致性的方法 |
CN105893167A (zh) * | 2016-03-28 | 2016-08-24 | 联想(北京)有限公司 | 一种信息处理方法及装置、电子设备 |
US9691492B1 (en) * | 2016-09-29 | 2017-06-27 | Intel Corporation | Determination of demarcation voltage for managing drift in non-volatile memory devices |
US10637508B2 (en) * | 2017-11-03 | 2020-04-28 | Board Of Trustees Of Michigan State University | Optimal construction of regenerating code through rate-matching |
US10951239B2 (en) * | 2018-02-20 | 2021-03-16 | Micron Technology, Inc. | Performing a decoding operation to simulate switching a bit of an identified set of bits of a data block |
JP2021111826A (ja) | 2020-01-07 | 2021-08-02 | キオクシア株式会社 | 復号装置及び復号方法 |
US11349495B2 (en) | 2020-04-15 | 2022-05-31 | Seagate Technology Llc | Recovering from hard decoding errors by remapping log likelihood ratio values read from NAND memory cells |
GB202018025D0 (en) * | 2020-11-17 | 2020-12-30 | Graphcore Ltd | System and method for error correction |
US11556416B2 (en) * | 2021-05-05 | 2023-01-17 | Apple Inc. | Controlling memory readout reliability and throughput by adjusting distance between read thresholds |
US11847342B2 (en) | 2021-07-28 | 2023-12-19 | Apple Inc. | Efficient transfer of hard data and confidence levels in reading a nonvolatile memory |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07191914A (ja) * | 1993-11-17 | 1995-07-28 | Toshiba Corp | データエラー訂正装置 |
JP2003100099A (ja) * | 2001-09-25 | 2003-04-04 | Toshiba Lsi System Support Kk | 半導体回路システム |
JP2007510253A (ja) * | 2003-10-29 | 2007-04-19 | サイファン・セミコンダクターズ・リミテッド | 不揮発性メモリアレイの読み取り誤り検出のための方法、回路、及びシステム |
WO2007132457A2 (en) * | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Combined distortion estimation and error correction coding for memory devices |
WO2008042598A2 (en) * | 2006-09-28 | 2008-04-10 | Sandisk Corporation | Involatile memory with soft-input,soft-output (siso) decoder, statistical unit and adaptive operation |
JP2008108356A (ja) * | 2006-10-25 | 2008-05-08 | Toshiba Corp | 不揮発性半導体記憶装置 |
WO2008117921A1 (en) * | 2007-03-28 | 2008-10-02 | Samsung Electronics Co., Ltd. | Read level control apparatuses and methods |
Family Cites Families (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5512514A (en) * | 1978-07-07 | 1980-01-29 | Mitsubishi Electric Corp | Correction method for coding error |
JPS5660956A (en) * | 1979-10-24 | 1981-05-26 | Fujitsu Ltd | Error correction system |
JPS5668997A (en) * | 1979-11-02 | 1981-06-09 | Fujitsu Ltd | Error correction system |
JPS57150196A (en) | 1981-03-09 | 1982-09-16 | Mitsubishi Electric Corp | Storage device |
JPS63141153A (ja) * | 1986-12-03 | 1988-06-13 | Nec Corp | 半導体外部記憶装置 |
JPH03147041A (ja) * | 1989-11-01 | 1991-06-24 | Nec Corp | エラー訂正システム |
US6222762B1 (en) * | 1992-01-14 | 2001-04-24 | Sandisk Corporation | Multi-state memory |
US5657332A (en) * | 1992-05-20 | 1997-08-12 | Sandisk Corporation | Soft errors handling in EEPROM devices |
US6212654B1 (en) * | 1997-07-22 | 2001-04-03 | Lucent Technologies Inc. | Coded modulation for digital storage in analog memory devices |
JP2000137651A (ja) * | 1998-10-29 | 2000-05-16 | Texas Instr Japan Ltd | データ誤り訂正装置およびその方法 |
JP2000276366A (ja) | 1999-03-29 | 2000-10-06 | Nec Ic Microcomput Syst Ltd | データ処理装置、そのデータ処理方法 |
JP4323707B2 (ja) | 2000-10-25 | 2009-09-02 | 富士通マイクロエレクトロニクス株式会社 | フラッシュメモリの欠陥管理方法 |
CN1353423A (zh) * | 2000-11-03 | 2002-06-12 | 简篇 | 存储器自我测试的方法 |
US6574764B2 (en) * | 2001-04-25 | 2003-06-03 | Agilent Technologies, Inc. | Algorithmically programmable memory tester with history FIFO's that aid in error analysis and recovery |
US6392572B1 (en) | 2001-05-11 | 2002-05-21 | Qualcomm Incorporated | Buffer architecture for a turbo decoder |
US6885711B2 (en) | 2001-06-27 | 2005-04-26 | Qualcomm Inc | Turbo decoder with multiple scale selections |
US7036068B2 (en) * | 2001-07-25 | 2006-04-25 | Hewlett-Packard Development Company, L.P. | Error correction coding and decoding in a solid-state storage device |
US6973604B2 (en) * | 2002-03-08 | 2005-12-06 | Hewlett-Packard Development Company, L.P. | Allocation of sparing resources in a magnetoresistive solid-state storage device |
JP2004087028A (ja) * | 2002-08-28 | 2004-03-18 | Toshiba Corp | ディスクドライブ及びデータ再生方法 |
JP4256198B2 (ja) * | 2003-04-22 | 2009-04-22 | 株式会社東芝 | データ記憶システム |
EP1473739A1 (en) * | 2003-04-29 | 2004-11-03 | Dialog Semiconductor GmbH | Flash memory with pre-detection for data loss |
US7237074B2 (en) * | 2003-06-13 | 2007-06-26 | Sandisk Corporation | Tracking cells for a memory system |
US7900125B1 (en) * | 2004-05-24 | 2011-03-01 | Seagate Technology Llc | Majority detection in error recovery |
JP4626206B2 (ja) | 2004-07-28 | 2011-02-02 | パナソニック株式会社 | 受信装置、プログラム及び記録媒体 |
US7596738B2 (en) * | 2004-11-17 | 2009-09-29 | Sun Microsystems, Inc. | Method and apparatus for classifying memory errors |
GB2428496A (en) * | 2005-07-15 | 2007-01-31 | Global Silicon Ltd | Error correction for flash memory |
WO2007094055A1 (ja) * | 2006-02-15 | 2007-08-23 | Hitachi Ulsi Systems Co., Ltd. | 誤り検出訂正回路及び半導体メモリ |
EP1830269B1 (en) * | 2006-03-02 | 2009-05-13 | STMicroelectronics S.r.l. | Reading method of a memory device with embedded error-correcting code and memory device with embedded error-correcting code |
US7511646B2 (en) * | 2006-05-15 | 2009-03-31 | Apple Inc. | Use of 8-bit or higher A/D for NAND cell value |
US7836364B1 (en) * | 2006-05-30 | 2010-11-16 | Marvell International Ltd. | Circuits, architectures, apparatuses, systems, methods, algorithms, software and firmware for using reserved cells to indicate defect positions |
JP5095131B2 (ja) * | 2006-05-31 | 2012-12-12 | 株式会社東芝 | 半導体記憶装置 |
US8046660B2 (en) * | 2006-08-07 | 2011-10-25 | Marvell World Trade Ltd. | System and method for correcting errors in non-volatile memory using product codes |
US7716538B2 (en) * | 2006-09-27 | 2010-05-11 | Sandisk Corporation | Memory with cell population distribution assisted read margining |
US7774688B1 (en) * | 2006-10-11 | 2010-08-10 | Marvell International Ltd. | Hardware efficient decoding system for Bose, Ray-Chaudhuri, Hocquenghem (BCH) product codes |
WO2008053472A2 (en) * | 2006-10-30 | 2008-05-08 | Anobit Technologies Ltd. | Reading memory cells using multiple thresholds |
US7904788B2 (en) * | 2006-11-03 | 2011-03-08 | Sandisk Corporation | Methods of varying read threshold voltage in nonvolatile memory |
KR100856129B1 (ko) | 2006-12-29 | 2008-09-03 | 삼성전자주식회사 | 오정정 확률을 줄이는 에러 정정 회로, 그 방법 및 상기회로를 구비하는 반도체 메모리 장치 |
US7876621B2 (en) * | 2007-04-23 | 2011-01-25 | Sandisk Il Ltd. | Adaptive dynamic reading of flash memories |
JP2008300020A (ja) * | 2007-06-04 | 2008-12-11 | Toshiba Corp | 再生装置 |
US7971123B2 (en) * | 2007-07-02 | 2011-06-28 | International Business Machines Corporation | Multi-bit error correction scheme in multi-level memory storage system |
US8185801B2 (en) * | 2008-01-31 | 2012-05-22 | International Business Machines Corporation | System to improve error code decoding using historical information and associated methods |
US8458536B2 (en) | 2008-07-17 | 2013-06-04 | Marvell World Trade Ltd. | Data recovery in solid state memory devices |
US8745466B2 (en) | 2010-08-06 | 2014-06-03 | Stmicroelectronics, Inc. | Detecting data-write errors |
US8638602B1 (en) * | 2010-09-10 | 2014-01-28 | Western Digital Technologies, Inc. | Background selection of voltage reference values for performing memory read operations |
US8503237B1 (en) | 2011-05-18 | 2013-08-06 | Western Digital Technologies, Inc. | System and method for data recovery in a solid state storage device |
US8406053B1 (en) | 2011-09-21 | 2013-03-26 | Sandisk Technologies Inc. | On chip dynamic read for non-volatile storage |
FR2983665B1 (fr) | 2011-12-02 | 2014-06-20 | Commissariat Energie Atomique | Procede de generation d'un code correcteur lineaire maximise, procede et dispositif de decodage d'un tel code |
FR2992504A1 (fr) | 2012-06-26 | 2013-12-27 | Commissariat Energie Atomique | Dispositif et procede pour la correction d'erreurs dans un mot de code |
US9036417B2 (en) | 2012-09-06 | 2015-05-19 | Sandisk Technologies Inc. | On chip dynamic read level scan and error detection for nonvolatile storage |
-
2009
- 2009-06-29 US US12/494,004 patent/US8458536B2/en active Active
- 2009-07-13 JP JP2009165075A patent/JP5272212B2/ja active Active
- 2009-07-17 CN CN200910151428.5A patent/CN101789269B/zh not_active Expired - Fee Related
-
2013
- 2013-03-21 JP JP2013058608A patent/JP5582372B2/ja not_active Expired - Fee Related
- 2013-06-03 US US13/908,291 patent/US9032263B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07191914A (ja) * | 1993-11-17 | 1995-07-28 | Toshiba Corp | データエラー訂正装置 |
JP2003100099A (ja) * | 2001-09-25 | 2003-04-04 | Toshiba Lsi System Support Kk | 半導体回路システム |
JP2007510253A (ja) * | 2003-10-29 | 2007-04-19 | サイファン・セミコンダクターズ・リミテッド | 不揮発性メモリアレイの読み取り誤り検出のための方法、回路、及びシステム |
WO2007132457A2 (en) * | 2006-05-12 | 2007-11-22 | Anobit Technologies Ltd. | Combined distortion estimation and error correction coding for memory devices |
WO2008042598A2 (en) * | 2006-09-28 | 2008-04-10 | Sandisk Corporation | Involatile memory with soft-input,soft-output (siso) decoder, statistical unit and adaptive operation |
JP2008108356A (ja) * | 2006-10-25 | 2008-05-08 | Toshiba Corp | 不揮発性半導体記憶装置 |
WO2008117921A1 (en) * | 2007-03-28 | 2008-10-02 | Samsung Electronics Co., Ltd. | Read level control apparatuses and methods |
Also Published As
Publication number | Publication date |
---|---|
JP5582372B2 (ja) | 2014-09-03 |
CN101789269B (zh) | 2014-09-24 |
JP2010092459A (ja) | 2010-04-22 |
JP5272212B2 (ja) | 2013-08-28 |
US20100017684A1 (en) | 2010-01-21 |
US8458536B2 (en) | 2013-06-04 |
US9032263B2 (en) | 2015-05-12 |
US20130297985A1 (en) | 2013-11-07 |
CN101789269A (zh) | 2010-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5272212B2 (ja) | 固体メモリデバイスにおけるデータ復帰 | |
US8145977B2 (en) | Methods and apparatus for providing error correction to unwritten pages and for identifying unwritten pages in flash memory | |
US9170876B1 (en) | Method and system for decoding encoded data stored in a non-volatile memory | |
US9990247B2 (en) | Write mapping to mitigate hard errors via soft-decision decoding | |
US7613982B2 (en) | Data processing apparatus and method for flash memory | |
US8479062B2 (en) | Program disturb error logging and correction for flash memory | |
US10333558B2 (en) | Decoding device and decoding method | |
US8321757B2 (en) | Method and apparatus for error correction | |
US9208027B2 (en) | Address error detection | |
US20150365106A1 (en) | Deterministic read retry method for soft ldpc decoding in flash memories | |
US8316279B2 (en) | Method of estimating and correcting errors in memory cells | |
TWI509624B (zh) | 快閃記憶體裝置、記憶體控制器及快閃記憶體的控制方法 | |
US8806295B2 (en) | Mis-correction and no-correction rates for error control | |
KR20120011310A (ko) | 기입 검증을 사용한 코드들의 에러-플로어 완화 | |
US9419651B2 (en) | Non-polynomial processing unit for soft-decision error correction coding | |
KR20130027138A (ko) | 에러 정정 방법 및 이를 이용하는 메모리 장치 | |
US20160283323A1 (en) | Error detection using a logical address key | |
WO2020052672A1 (zh) | Turbo乘积码的译码方法、装置、译码器及计算机存储介质 | |
US20150170765A1 (en) | Apparatus and method for decoding data | |
US20150074490A1 (en) | Nonvolatile semiconductor memory device | |
TWI703572B (zh) | 記憶體儲存裝置及其記憶體測試方法 | |
US20220197554A1 (en) | Matrix super parity for data storage | |
JP2004103049A (ja) | 信号処理装置、信号処理方法、プログラム、および媒体 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140225 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140508 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140617 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140702 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5582372 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
LAPS | Cancellation because of no payment of annual fees | ||
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R370 | Written measure of declining of transfer procedure |
Free format text: JAPANESE INTERMEDIATE CODE: R370 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |