JP2012230684A5 - - Google Patents

Download PDF

Info

Publication number
JP2012230684A5
JP2012230684A5 JP2012130000A JP2012130000A JP2012230684A5 JP 2012230684 A5 JP2012230684 A5 JP 2012230684A5 JP 2012130000 A JP2012130000 A JP 2012130000A JP 2012130000 A JP2012130000 A JP 2012130000A JP 2012230684 A5 JP2012230684 A5 JP 2012230684A5
Authority
JP
Japan
Prior art keywords
floating point
power
precision
floating
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2012130000A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012230684A (ja
Filing date
Publication date
Priority claimed from US11/363,118 external-priority patent/US8595279B2/en
Application filed filed Critical
Publication of JP2012230684A publication Critical patent/JP2012230684A/ja
Publication of JP2012230684A5 publication Critical patent/JP2012230684A5/ja
Withdrawn legal-status Critical Current

Links

JP2012130000A 2006-02-27 2012-06-07 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ Withdrawn JP2012230684A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/363,118 US8595279B2 (en) 2006-02-27 2006-02-27 Floating-point processor with reduced power requirements for selectable subprecision
US11/363,118 2006-02-27

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2008557471A Division JP5113089B2 (ja) 2006-02-27 2007-02-27 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2014258023A Division JP2015133111A (ja) 2006-02-27 2014-12-19 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ

Publications (2)

Publication Number Publication Date
JP2012230684A JP2012230684A (ja) 2012-11-22
JP2012230684A5 true JP2012230684A5 (enExample) 2013-01-10

Family

ID=38445306

Family Applications (4)

Application Number Title Priority Date Filing Date
JP2008557471A Expired - Fee Related JP5113089B2 (ja) 2006-02-27 2007-02-27 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ
JP2012130000A Withdrawn JP2012230684A (ja) 2006-02-27 2012-06-07 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ
JP2014258023A Withdrawn JP2015133111A (ja) 2006-02-27 2014-12-19 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ
JP2016206781A Active JP6495220B2 (ja) 2006-02-27 2016-10-21 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2008557471A Expired - Fee Related JP5113089B2 (ja) 2006-02-27 2007-02-27 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2014258023A Withdrawn JP2015133111A (ja) 2006-02-27 2014-12-19 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ
JP2016206781A Active JP6495220B2 (ja) 2006-02-27 2016-10-21 選択可能な副精度に対して、低減された電力要求を有する浮動小数点プロセッサ

Country Status (10)

Country Link
US (1) US8595279B2 (enExample)
EP (1) EP1989614A2 (enExample)
JP (4) JP5113089B2 (enExample)
KR (1) KR100994862B1 (enExample)
CN (1) CN101390045B (enExample)
BR (1) BRPI0708284A2 (enExample)
CA (1) CA2641334C (enExample)
MX (1) MX2008010873A (enExample)
RU (1) RU2412462C2 (enExample)
WO (1) WO2007101216A2 (enExample)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8412760B2 (en) * 2008-07-22 2013-04-02 International Business Machines Corporation Dynamic range adjusting floating point execution unit
US8150902B2 (en) 2009-06-19 2012-04-03 Singular Computing Llc Processing with compact arithmetic processing element
CN101916182B (zh) * 2009-09-09 2014-08-20 威盛电子股份有限公司 使用非架构的数据格式的快速浮点结果的转送
US20110060892A1 (en) * 2009-09-09 2011-03-10 Via Technologies, Inc. Speculative forwarding of non-architected data format floating point results
US8219605B2 (en) * 2010-05-28 2012-07-10 International Business Machines Corporation Decimal floating-pointing quantum exception detection
US8918446B2 (en) * 2010-12-14 2014-12-23 Intel Corporation Reducing power consumption in multi-precision floating point multipliers
US20120215825A1 (en) * 2011-02-22 2012-08-23 Mavalankar Abhay M Efficient multiplication techniques
US9600278B1 (en) 2011-05-09 2017-03-21 Altera Corporation Programmable device using fixed and configurable logic to implement recursive trees
US9128697B1 (en) * 2011-07-18 2015-09-08 Apple Inc. Computer numerical storage format with precision type indicator
US10157060B2 (en) 2011-12-29 2018-12-18 Intel Corporation Method, device and system for control signaling in a data path module of a data stream processing engine
US10289412B2 (en) 2012-02-09 2019-05-14 Qualcomm Incorporated Floating point constant generation instruction
US9098332B1 (en) 2012-06-01 2015-08-04 Altera Corporation Specialized processing block with fixed- and floating-point structures
US9829956B2 (en) * 2012-11-21 2017-11-28 Nvidia Corporation Approach to power reduction in floating-point operations
US9189200B1 (en) * 2013-03-14 2015-11-17 Altera Corporation Multiple-precision processing block in a programmable integrated circuit device
US9268528B2 (en) * 2013-05-23 2016-02-23 Nvidia Corporation System and method for dynamically reducing power consumption of floating-point logic
US9348795B1 (en) 2013-07-03 2016-05-24 Altera Corporation Programmable device using fixed and configurable logic to implement floating-point rounding
US10331583B2 (en) 2013-09-26 2019-06-25 Intel Corporation Executing distributed memory operations using processing elements connected by distributed channels
US9461667B2 (en) * 2013-12-30 2016-10-04 Samsung Electronics Co., Ltd. Rounding injection scheme for floating-point to integer conversion
US10235232B2 (en) 2014-02-10 2019-03-19 Via Alliance Semiconductor Co., Ltd Processor with approximate computing execution unit that includes an approximation control register having an approximation mode flag, an approximation amount, and an error threshold, where the approximation control register is writable by an instruction set instruction
US9389863B2 (en) * 2014-02-10 2016-07-12 Via Alliance Semiconductor Co., Ltd. Processor that performs approximate computing instructions
US9588845B2 (en) * 2014-02-10 2017-03-07 Via Alliance Semiconductor Co., Ltd. Processor that recovers from excessive approximate computing error
EP3140742B1 (en) * 2014-05-08 2019-01-02 Micro Motion, Inc. Method for performing failsafe calculations
US9916130B2 (en) * 2014-11-03 2018-03-13 Arm Limited Apparatus and method for vector processing
US10297001B2 (en) 2014-12-26 2019-05-21 Intel Corporation Reduced power implementation of computer instructions
US9927862B2 (en) 2015-05-21 2018-03-27 Microsoft Technology Licensing, Llc Variable precision in hardware pipelines for power conservation
US11010166B2 (en) * 2016-03-31 2021-05-18 Intel Corporation Arithmetic logic unit with normal and accelerated performance modes using differing numbers of computational circuits
US20170322808A1 (en) * 2016-05-05 2017-11-09 Cirrus Logic International Semiconductor Ltd. Low-power processor with support for multiple precision modes
CN107688854B (zh) * 2016-08-05 2021-10-19 中科寒武纪科技股份有限公司 一种能支持不同位宽运算数据的运算单元、方法及装置
US10042607B2 (en) * 2016-08-22 2018-08-07 Altera Corporation Variable precision floating-point multiplier
US10402168B2 (en) * 2016-10-01 2019-09-03 Intel Corporation Low energy consumption mantissa multiplication for floating point multiply-add operations
US10572376B2 (en) 2016-12-30 2020-02-25 Intel Corporation Memory ordering in acceleration hardware
US10416999B2 (en) 2016-12-30 2019-09-17 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator
US10474375B2 (en) 2016-12-30 2019-11-12 Intel Corporation Runtime address disambiguation in acceleration hardware
US10558575B2 (en) 2016-12-30 2020-02-11 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator
WO2018213636A1 (en) 2017-05-17 2018-11-22 Google Llc Performing matrix multiplication in hardware
US10445234B2 (en) 2017-07-01 2019-10-15 Intel Corporation Processors, methods, and systems for a configurable spatial accelerator with transactional and replay features
US10467183B2 (en) 2017-07-01 2019-11-05 Intel Corporation Processors and methods for pipelined runtime services in a spatial array
US10515049B1 (en) 2017-07-01 2019-12-24 Intel Corporation Memory circuits and methods for distributed memory hazard detection and error recovery
US10515046B2 (en) 2017-07-01 2019-12-24 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator
US10387319B2 (en) 2017-07-01 2019-08-20 Intel Corporation Processors, methods, and systems for a configurable spatial accelerator with memory system performance, power reduction, and atomics support features
US10445451B2 (en) 2017-07-01 2019-10-15 Intel Corporation Processors, methods, and systems for a configurable spatial accelerator with performance, correctness, and power reduction features
US10469397B2 (en) 2017-07-01 2019-11-05 Intel Corporation Processors and methods with configurable network-based dataflow operator circuits
US10496574B2 (en) 2017-09-28 2019-12-03 Intel Corporation Processors, methods, and systems for a memory fence in a configurable spatial accelerator
US11086816B2 (en) 2017-09-28 2021-08-10 Intel Corporation Processors, methods, and systems for debugging a configurable spatial accelerator
US10445098B2 (en) 2017-09-30 2019-10-15 Intel Corporation Processors and methods for privileged configuration in a spatial array
US10380063B2 (en) 2017-09-30 2019-08-13 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator having a sequencer dataflow operator
RU2686628C1 (ru) * 2017-12-25 2019-04-29 Акционерное общество "Ангстрем" (АО "Ангстрем") Устройство сложения-вычитания чисел для цифро-сигнального процессора
US10565134B2 (en) 2017-12-30 2020-02-18 Intel Corporation Apparatus, methods, and systems for multicast in a configurable spatial accelerator
US10445250B2 (en) 2017-12-30 2019-10-15 Intel Corporation Apparatus, methods, and systems with a configurable spatial accelerator
US10417175B2 (en) 2017-12-30 2019-09-17 Intel Corporation Apparatus, methods, and systems for memory consistency in a configurable spatial accelerator
US10564980B2 (en) 2018-04-03 2020-02-18 Intel Corporation Apparatus, methods, and systems for conditional queues in a configurable spatial accelerator
US11307873B2 (en) 2018-04-03 2022-04-19 Intel Corporation Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging
US11200186B2 (en) 2018-06-30 2021-12-14 Intel Corporation Apparatuses, methods, and systems for operations in a configurable spatial accelerator
US10853073B2 (en) 2018-06-30 2020-12-01 Intel Corporation Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator
US10891240B2 (en) 2018-06-30 2021-01-12 Intel Corporation Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator
US10459866B1 (en) 2018-06-30 2019-10-29 Intel Corporation Apparatuses, methods, and systems for integrated control and data processing in a configurable spatial accelerator
CN109086815B (zh) * 2018-07-24 2021-08-31 中国人民解放军国防科技大学 基于fpga的决策树模型中的浮点数离散化方法
US10713012B2 (en) * 2018-10-15 2020-07-14 Intel Corporation Method and apparatus for efficient binary and ternary support in fused multiply-add (FMA) circuits
US10678724B1 (en) 2018-12-29 2020-06-09 Intel Corporation Apparatuses, methods, and systems for in-network storage in a configurable spatial accelerator
US11029927B2 (en) 2019-03-30 2021-06-08 Intel Corporation Methods and apparatus to detect and annotate backedges in a dataflow graph
US10965536B2 (en) 2019-03-30 2021-03-30 Intel Corporation Methods and apparatus to insert buffers in a dataflow graph
US10915471B2 (en) 2019-03-30 2021-02-09 Intel Corporation Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator
US10817291B2 (en) 2019-03-30 2020-10-27 Intel Corporation Apparatuses, methods, and systems for swizzle operations in a configurable spatial accelerator
US11037050B2 (en) 2019-06-29 2021-06-15 Intel Corporation Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator
EP3792752A1 (en) * 2019-09-11 2021-03-17 Nokia Solutions and Networks Oy Arithmetic unit
US11907713B2 (en) 2019-12-28 2024-02-20 Intel Corporation Apparatuses, methods, and systems for fused operations using sign modification in a processing element of a configurable spatial accelerator
US12086080B2 (en) 2020-09-26 2024-09-10 Intel Corporation Apparatuses, methods, and systems for a configurable accelerator having dataflow execution circuits
GB2600915B (en) * 2020-10-07 2023-02-15 Graphcore Ltd Floating point number format
US11797074B2 (en) * 2021-05-25 2023-10-24 Google Llc Multi-mode integrated circuits with balanced energy consumption

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU1280624A1 (ru) 1985-07-01 1986-12-30 Предприятие П/Я А-7638 Устройство дл умножени чисел с плавающей зап той
JPH0269822A (ja) 1988-09-06 1990-03-08 Fujitsu Ltd 浮動小数点演算回路
US5200912A (en) 1991-11-19 1993-04-06 Advanced Micro Devices, Inc. Apparatus for providing power to selected portions of a multiplying device
JPH07146777A (ja) 1993-11-24 1995-06-06 Matsushita Electric Ind Co Ltd 演算装置
JP3428741B2 (ja) * 1994-02-14 2003-07-22 松下電器産業株式会社 演算装置とアドレス発生装置及びプログラム制御装置
US5996083A (en) * 1995-08-11 1999-11-30 Hewlett-Packard Company Microprocessor having software controllable power consumption
US6233672B1 (en) * 1997-03-06 2001-05-15 Advanced Micro Devices, Inc. Piping rounding mode bits with floating point instructions to eliminate serialization
JPH10326129A (ja) * 1997-05-23 1998-12-08 Mitsubishi Electric Corp 半導体装置
AU2002246904A1 (en) 2000-10-27 2002-07-30 Arc International (Uk) Limited Method and apparatus for reducing power consuption in a digital processor
US7020789B2 (en) * 2002-12-31 2006-03-28 Intel Corporation Processor core and methods to reduce power by not using components dedicated to wide operands when a micro-instruction has narrow operands
TWI269228B (en) * 2003-01-07 2006-12-21 Ibm Floating point unit, processor chip, and computer system to resolve data dependencies
US7496776B2 (en) * 2003-08-21 2009-02-24 International Business Machines Corporation Power throttling method and apparatus
JP2005078518A (ja) 2003-09-02 2005-03-24 Renesas Technology Corp マイクロコントローラユニットおよびそのコンパイラ
US7418606B2 (en) * 2003-09-18 2008-08-26 Nvidia Corporation High quality and high performance three-dimensional graphics architecture for portable handheld devices
US7290024B2 (en) * 2003-12-18 2007-10-30 Intel Corporation Methods and apparatus for performing mathematical operations using scaled integers

Similar Documents

Publication Publication Date Title
JP2012230684A5 (enExample)
JP2014500546A5 (enExample)
FI3779681T3 (fi) Kiihdytin harvan-tiheän matriisin kertomista varten
RU2008138564A (ru) Процессор с плавающей запятой с пониженной потребляемой мощностью для выбираемой субточности
JP2015018553A5 (enExample)
JP2016511470A5 (enExample)
FI3958116T3 (fi) Yleiskäyttöinen grafiikkalaskentayksikkö ja menetelmä sekoitetun tarkkuuden käskyjen suorittamiseksi
GB2456775B (en) Apparatus and method for performing permutation operations on data
GB2505844A (en) Moving blocks of data between main memory and storage class memory
WO2008151880A3 (en) Interactive progress display enabling modification to computer operations
JP2016530631A5 (enExample)
JP2016512908A5 (enExample)
JP2011098231A5 (enExample)
GB2537533A (en) A data processing apparatus and method for performing segmented operations
US20130191426A1 (en) Merged Floating Point Operation Using a Modebit
JP2012527804A5 (enExample)
NO20083465L (no) Transformasjoner med felles faktorer
JP2016212850A5 (enExample)
JP2015201216A5 (enExample)
EP2879054A3 (en) Communication control device, information processing apparatus, parallel computer system, and control method for parallel computer system
JP2013543175A5 (enExample)
GB2571685A (en) An apparatus and method for processing input operand values
CN109863476A (zh) 动态变量精度计算
JPWO2020234984A5 (enExample)
JP2014048503A5 (enExample)