JP2016512908A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2016512908A5 JP2016512908A5 JP2016503240A JP2016503240A JP2016512908A5 JP 2016512908 A5 JP2016512908 A5 JP 2016512908A5 JP 2016503240 A JP2016503240 A JP 2016503240A JP 2016503240 A JP2016503240 A JP 2016503240A JP 2016512908 A5 JP2016512908 A5 JP 2016512908A5
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- entry
- current value
- processing
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 8
- 230000001419 dependent effect Effects 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/841,576 US9823929B2 (en) | 2013-03-15 | 2013-03-15 | Optimizing performance for context-dependent instructions |
| US13/841,576 | 2013-03-15 | ||
| PCT/US2014/029876 WO2014145160A1 (en) | 2013-03-15 | 2014-03-14 | Optimizing performance for context-dependent instructions |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2016512908A JP2016512908A (ja) | 2016-05-09 |
| JP2016512908A5 true JP2016512908A5 (enExample) | 2017-03-30 |
Family
ID=50629006
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016503240A Pending JP2016512908A (ja) | 2013-03-15 | 2014-03-14 | コンテキスト依存性命令のための性能最適化 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9823929B2 (enExample) |
| EP (1) | EP2972790A1 (enExample) |
| JP (1) | JP2016512908A (enExample) |
| KR (1) | KR20150132242A (enExample) |
| CN (1) | CN105190540B (enExample) |
| WO (1) | WO2014145160A1 (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9298456B2 (en) * | 2012-08-21 | 2016-03-29 | Apple Inc. | Mechanism for performing speculative predicated instructions |
| US9817663B2 (en) | 2013-03-19 | 2017-11-14 | Apple Inc. | Enhanced Macroscalar predicate operations |
| US9348589B2 (en) | 2013-03-19 | 2016-05-24 | Apple Inc. | Enhanced predicate registers having predicates corresponding to element widths |
| US10684859B2 (en) * | 2016-09-19 | 2020-06-16 | Qualcomm Incorporated | Providing memory dependence prediction in block-atomic dataflow architectures |
| US10360036B2 (en) | 2017-07-12 | 2019-07-23 | International Business Machines Corporation | Cracked execution of move-to-FPSCR instructions |
| US10592246B2 (en) * | 2017-07-12 | 2020-03-17 | International Business Machines Corporation | Low latency execution of floating-point record form instructions |
| US11068612B2 (en) | 2018-08-01 | 2021-07-20 | International Business Machines Corporation | Microarchitectural techniques to mitigate cache-based data security vulnerabilities |
| US11868777B2 (en) | 2020-12-16 | 2024-01-09 | Advanced Micro Devices, Inc. | Processor-guided execution of offloaded instructions using fixed function operations |
| US12073251B2 (en) * | 2020-12-29 | 2024-08-27 | Advanced Micro Devices, Inc. | Offloading computations from a processor to remote execution logic |
| US12197378B2 (en) | 2022-06-01 | 2025-01-14 | Advanced Micro Devices, Inc. | Method and apparatus to expedite system services using processing-in-memory (PIM) |
| US12050531B2 (en) | 2022-09-26 | 2024-07-30 | Advanced Micro Devices, Inc. | Data compression and decompression for processing in memory |
| US12147338B2 (en) | 2022-12-27 | 2024-11-19 | Advanced Micro Devices, Inc. | Leveraging processing in memory registers as victim buffers |
| US12265470B1 (en) | 2023-09-29 | 2025-04-01 | Advanced Micro Devices, Inc. | Bypassing cache directory lookups for processing-in-memory instructions |
| US12455826B2 (en) | 2024-03-29 | 2025-10-28 | Advanced Micro Devices, Inc. | Dynamic caching policies for processing-in-memory |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0649086B1 (en) | 1993-10-18 | 2000-07-19 | National Semiconductor Corporation | Microprocessor with speculative execution |
| US5742840A (en) * | 1995-08-16 | 1998-04-21 | Microunity Systems Engineering, Inc. | General purpose, multiple precision parallel operation, programmable media processor |
| US5854921A (en) | 1995-08-31 | 1998-12-29 | Advanced Micro Devices, Inc. | Stride-based data address prediction structure |
| US6405305B1 (en) | 1999-09-10 | 2002-06-11 | Advanced Micro Devices, Inc. | Rapid execution of floating point load control word instructions |
| US6983358B2 (en) * | 2001-10-23 | 2006-01-03 | Ip-First, Llc | Method and apparatus for maintaining status coherency between queue-separated functional units |
| US7093111B2 (en) | 2003-07-31 | 2006-08-15 | International Business Machines Corporation | Recovery of global history vector in the event of a non-branch flush |
| US7249243B2 (en) * | 2003-08-06 | 2007-07-24 | Intel Corporation | Control word prediction and varying recovery upon comparing actual to set of stored words |
| US7500087B2 (en) | 2004-03-09 | 2009-03-03 | Intel Corporation | Synchronization of parallel processes using speculative execution of synchronization instructions |
| JP5326374B2 (ja) * | 2008-06-19 | 2013-10-30 | 富士通セミコンダクター株式会社 | プロセッサ、性能プロファイリング装置、性能プロファイリングプログラムおよび性能プロファイリング方法 |
| US8880854B2 (en) * | 2009-02-11 | 2014-11-04 | Via Technologies, Inc. | Out-of-order execution microprocessor that speculatively executes dependent memory access instructions by predicting no value change by older instructions that load a segment register |
| JP5526626B2 (ja) * | 2009-06-30 | 2014-06-18 | 富士通株式会社 | 演算処理装置およびアドレス変換方法 |
| US20110047358A1 (en) | 2009-08-19 | 2011-02-24 | International Business Machines Corporation | In-Data Path Tracking of Floating Point Exceptions and Store-Based Exception Indication |
| US8819397B2 (en) | 2011-03-01 | 2014-08-26 | Advanced Micro Devices, Inc. | Processor with increased efficiency via control word prediction |
-
2013
- 2013-03-15 US US13/841,576 patent/US9823929B2/en not_active Expired - Fee Related
-
2014
- 2014-03-14 CN CN201480013934.7A patent/CN105190540B/zh not_active Expired - Fee Related
- 2014-03-14 KR KR1020157027770A patent/KR20150132242A/ko not_active Withdrawn
- 2014-03-14 JP JP2016503240A patent/JP2016512908A/ja active Pending
- 2014-03-14 EP EP14720845.8A patent/EP2972790A1/en not_active Withdrawn
- 2014-03-14 WO PCT/US2014/029876 patent/WO2014145160A1/en not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2016512908A5 (enExample) | ||
| US9436470B2 (en) | Restoring a register renaming map | |
| JP2014199583A5 (enExample) | ||
| JP2014505959A5 (enExample) | ||
| JP2016535335A5 (enExample) | ||
| JP2016513300A5 (enExample) | ||
| CL2017003263A1 (es) | Arquitectura basada en bloques con ejecución paralela de bloques sucesivos. | |
| JP2015510197A5 (enExample) | ||
| JP2013229019A5 (ja) | プロセッサ | |
| JP2016513845A5 (enExample) | ||
| JP2016522910A5 (enExample) | ||
| JP2015005308A5 (enExample) | ||
| JP2018500710A5 (enExample) | ||
| JP2016508275A5 (enExample) | ||
| JP2017528028A5 (enExample) | ||
| JP2013545207A5 (enExample) | ||
| EP2778890A3 (en) | Storage device assisted data de-duplication | |
| JP2015201216A5 (enExample) | ||
| JP2014511526A5 (enExample) | ||
| JP2012168815A5 (enExample) | ||
| JP2016515262A5 (enExample) | ||
| JP2016500880A5 (enExample) | ||
| EP2879054A3 (en) | Communication control device, information processing apparatus, parallel computer system, and control method for parallel computer system | |
| JP2016505972A5 (enExample) | ||
| JP2016534430A5 (enExample) |