CN105190540B - 优化用于上下文相关指令的性能 - Google Patents

优化用于上下文相关指令的性能 Download PDF

Info

Publication number
CN105190540B
CN105190540B CN201480013934.7A CN201480013934A CN105190540B CN 105190540 B CN105190540 B CN 105190540B CN 201480013934 A CN201480013934 A CN 201480013934A CN 105190540 B CN105190540 B CN 105190540B
Authority
CN
China
Prior art keywords
instruction
entry
value
current value
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201480013934.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN105190540A (zh
Inventor
达朗·尤金·施特雷特
布莱恩·迈克尔·斯坦普尔
托马斯·菲利普·施派尔
罗德尼·韦恩·史密斯
迈克尔·斯科特·麦克勒瓦伊内
肯尼思·艾伦·达克塞
詹姆斯·诺里斯·迪芬德尔费尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105190540A publication Critical patent/CN105190540A/zh
Application granted granted Critical
Publication of CN105190540B publication Critical patent/CN105190540B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
CN201480013934.7A 2013-03-15 2014-03-14 优化用于上下文相关指令的性能 Expired - Fee Related CN105190540B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/841,576 2013-03-15
US13/841,576 US9823929B2 (en) 2013-03-15 2013-03-15 Optimizing performance for context-dependent instructions
PCT/US2014/029876 WO2014145160A1 (en) 2013-03-15 2014-03-14 Optimizing performance for context-dependent instructions

Publications (2)

Publication Number Publication Date
CN105190540A CN105190540A (zh) 2015-12-23
CN105190540B true CN105190540B (zh) 2018-04-03

Family

ID=50629006

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480013934.7A Expired - Fee Related CN105190540B (zh) 2013-03-15 2014-03-14 优化用于上下文相关指令的性能

Country Status (6)

Country Link
US (1) US9823929B2 (enExample)
EP (1) EP2972790A1 (enExample)
JP (1) JP2016512908A (enExample)
KR (1) KR20150132242A (enExample)
CN (1) CN105190540B (enExample)
WO (1) WO2014145160A1 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9298456B2 (en) * 2012-08-21 2016-03-29 Apple Inc. Mechanism for performing speculative predicated instructions
US9348589B2 (en) 2013-03-19 2016-05-24 Apple Inc. Enhanced predicate registers having predicates corresponding to element widths
US9817663B2 (en) 2013-03-19 2017-11-14 Apple Inc. Enhanced Macroscalar predicate operations
US10684859B2 (en) * 2016-09-19 2020-06-16 Qualcomm Incorporated Providing memory dependence prediction in block-atomic dataflow architectures
US10592246B2 (en) * 2017-07-12 2020-03-17 International Business Machines Corporation Low latency execution of floating-point record form instructions
US10360036B2 (en) 2017-07-12 2019-07-23 International Business Machines Corporation Cracked execution of move-to-FPSCR instructions
US11068612B2 (en) 2018-08-01 2021-07-20 International Business Machines Corporation Microarchitectural techniques to mitigate cache-based data security vulnerabilities
US11868777B2 (en) 2020-12-16 2024-01-09 Advanced Micro Devices, Inc. Processor-guided execution of offloaded instructions using fixed function operations
US12073251B2 (en) * 2020-12-29 2024-08-27 Advanced Micro Devices, Inc. Offloading computations from a processor to remote execution logic
US12197378B2 (en) 2022-06-01 2025-01-14 Advanced Micro Devices, Inc. Method and apparatus to expedite system services using processing-in-memory (PIM)
US12050531B2 (en) 2022-09-26 2024-07-30 Advanced Micro Devices, Inc. Data compression and decompression for processing in memory
US12147338B2 (en) 2022-12-27 2024-11-19 Advanced Micro Devices, Inc. Leveraging processing in memory registers as victim buffers
US12265470B1 (en) 2023-09-29 2025-04-01 Advanced Micro Devices, Inc. Bypassing cache directory lookups for processing-in-memory instructions
US12455826B2 (en) 2024-03-29 2025-10-28 Advanced Micro Devices, Inc. Dynamic caching policies for processing-in-memory

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090158012A1 (en) * 1995-08-16 2009-06-18 Microunity Systems Engineering, Inc. Method and Apparatus for Performing Improved Group Instructions
CN101776989A (zh) * 2009-02-11 2010-07-14 威盛电子股份有限公司 乱序执行微处理器及提升效能的方法、执行方法
US20120226891A1 (en) * 2011-03-01 2012-09-06 Advanced Micro Devices, Inc. Processor with increased efficiency via control word prediction

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69425311T2 (de) 1993-10-18 2001-03-15 National Semiconductor Corp.(N.D.Ges.D.Staates Delaware), Santa Clara Mikroprozessor mit spekulativer Befehlsausführung
US5854921A (en) 1995-08-31 1998-12-29 Advanced Micro Devices, Inc. Stride-based data address prediction structure
US6405305B1 (en) 1999-09-10 2002-06-11 Advanced Micro Devices, Inc. Rapid execution of floating point load control word instructions
US6983358B2 (en) * 2001-10-23 2006-01-03 Ip-First, Llc Method and apparatus for maintaining status coherency between queue-separated functional units
US7093111B2 (en) 2003-07-31 2006-08-15 International Business Machines Corporation Recovery of global history vector in the event of a non-branch flush
US7249243B2 (en) * 2003-08-06 2007-07-24 Intel Corporation Control word prediction and varying recovery upon comparing actual to set of stored words
US7500087B2 (en) 2004-03-09 2009-03-03 Intel Corporation Synchronization of parallel processes using speculative execution of synchronization instructions
JP5326374B2 (ja) * 2008-06-19 2013-10-30 富士通セミコンダクター株式会社 プロセッサ、性能プロファイリング装置、性能プロファイリングプログラムおよび性能プロファイリング方法
JP5526626B2 (ja) * 2009-06-30 2014-06-18 富士通株式会社 演算処理装置およびアドレス変換方法
US20110047358A1 (en) 2009-08-19 2011-02-24 International Business Machines Corporation In-Data Path Tracking of Floating Point Exceptions and Store-Based Exception Indication

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090158012A1 (en) * 1995-08-16 2009-06-18 Microunity Systems Engineering, Inc. Method and Apparatus for Performing Improved Group Instructions
CN101776989A (zh) * 2009-02-11 2010-07-14 威盛电子股份有限公司 乱序执行微处理器及提升效能的方法、执行方法
US20120226891A1 (en) * 2011-03-01 2012-09-06 Advanced Micro Devices, Inc. Processor with increased efficiency via control word prediction

Also Published As

Publication number Publication date
KR20150132242A (ko) 2015-11-25
CN105190540A (zh) 2015-12-23
EP2972790A1 (en) 2016-01-20
US9823929B2 (en) 2017-11-21
WO2014145160A1 (en) 2014-09-18
JP2016512908A (ja) 2016-05-09
US20140281405A1 (en) 2014-09-18

Similar Documents

Publication Publication Date Title
CN105190540B (zh) 优化用于上下文相关指令的性能
CN103119562B (zh) 提交时执行的状态更新指令、装置、方法和系统
US9436470B2 (en) Restoring a register renaming map
US9678758B2 (en) Coprocessor for out-of-order loads
US9361111B2 (en) Tracking speculative execution of instructions for a register renaming data store
CN113196244B (zh) 宏操作融合
US20160350116A1 (en) Mitigating wrong-path effects in branch prediction
KR20100132032A (ko) 실행되는 명령의 결과를 선택적으로 커밋하는 시스템 및 방법
US20140006752A1 (en) Qualifying Software Branch-Target Hints with Hardware-Based Predictions
US20200174792A1 (en) Method and apparatus to allow early dependency resolution and data forwarding in a microprocessor
CN104246710A (zh) 高可用性处理器中的可重新配置修复模式
US9268575B2 (en) Flush operations in a processor
US11803388B2 (en) Apparatus and method for predicting source operand values and optimized processing of instructions
CN107111487A (zh) 在乱序(ooo)处理器中提供早期指令执行，以及相关设备、方法和计算机可读媒体
CN101371223A (zh) 运算数的提早有条件选择
CN107209662B (zh) 指令的相依性预测
EP2972791B1 (en) Method and apparatus for forwarding literal generated data to dependent instructions more efficiently using a constant cache
US9588769B2 (en) Processor that leapfrogs MOV instructions
US20040006687A1 (en) Processor and instruction control method
CN113703842B (zh) 一种基于分支预测的值预测方法、装置及介质
TW201915715A (zh) 使用亂序指令選取器選擇按序指令選取
US20180275994A1 (en) Data processing

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180403