JP2011530736A5 - - Google Patents

Download PDF

Info

Publication number
JP2011530736A5
JP2011530736A5 JP2011522055A JP2011522055A JP2011530736A5 JP 2011530736 A5 JP2011530736 A5 JP 2011530736A5 JP 2011522055 A JP2011522055 A JP 2011522055A JP 2011522055 A JP2011522055 A JP 2011522055A JP 2011530736 A5 JP2011530736 A5 JP 2011530736A5
Authority
JP
Japan
Prior art keywords
memory
group
coupled
source
cubes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011522055A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011530736A (ja
JP5666445B2 (ja
Filing date
Publication date
Priority claimed from US12/186,357 external-priority patent/US8656082B2/en
Application filed filed Critical
Publication of JP2011530736A publication Critical patent/JP2011530736A/ja
Publication of JP2011530736A5 publication Critical patent/JP2011530736A5/ja
Application granted granted Critical
Publication of JP5666445B2 publication Critical patent/JP5666445B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2011522055A 2008-08-05 2009-08-04 フレキシブルで拡張可能なメモリアーキテクチャ Active JP5666445B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/186,357 2008-08-05
US12/186,357 US8656082B2 (en) 2008-08-05 2008-08-05 Flexible and expandable memory architectures
PCT/US2009/004461 WO2010016889A2 (en) 2008-08-05 2009-08-04 Flexible and expandable memory architectures

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2014182063A Division JP5820038B2 (ja) 2008-08-05 2014-09-08 フレキシブルで拡張可能なメモリアーキテクチャ

Publications (3)

Publication Number Publication Date
JP2011530736A JP2011530736A (ja) 2011-12-22
JP2011530736A5 true JP2011530736A5 (https=) 2012-05-31
JP5666445B2 JP5666445B2 (ja) 2015-02-12

Family

ID=41653955

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2011522055A Active JP5666445B2 (ja) 2008-08-05 2009-08-04 フレキシブルで拡張可能なメモリアーキテクチャ
JP2014182063A Active JP5820038B2 (ja) 2008-08-05 2014-09-08 フレキシブルで拡張可能なメモリアーキテクチャ

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2014182063A Active JP5820038B2 (ja) 2008-08-05 2014-09-08 フレキシブルで拡張可能なメモリアーキテクチャ

Country Status (7)

Country Link
US (2) US8656082B2 (https=)
EP (1) EP2310943B1 (https=)
JP (2) JP5666445B2 (https=)
KR (2) KR101563474B1 (https=)
CN (2) CN102144223B (https=)
TW (2) TWI482171B (https=)
WO (1) WO2010016889A2 (https=)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8656082B2 (en) 2008-08-05 2014-02-18 Micron Technology, Inc. Flexible and expandable memory architectures
US8549092B2 (en) * 2009-02-19 2013-10-01 Micron Technology, Inc. Memory network methods, apparatus, and systems
TWI474331B (zh) * 2009-06-30 2015-02-21 日立製作所股份有限公司 Semiconductor device
US20130019053A1 (en) * 2011-07-14 2013-01-17 Vinay Ashok Somanache Flash controller hardware architecture for flash devices
US8996822B2 (en) * 2011-07-29 2015-03-31 Micron Technology, Inc. Multi-device memory serial architecture
US9003160B2 (en) 2012-08-03 2015-04-07 International Business Machines Corporation Active buffered memory
US9632777B2 (en) 2012-08-03 2017-04-25 International Business Machines Corporation Gather/scatter of multiple data elements with packed loading/storing into/from a register file entry
US9569211B2 (en) * 2012-08-03 2017-02-14 International Business Machines Corporation Predication in a vector processor
US9575755B2 (en) 2012-08-03 2017-02-21 International Business Machines Corporation Vector processing in an active memory device
US9594724B2 (en) 2012-08-09 2017-03-14 International Business Machines Corporation Vector register file
US9298395B2 (en) 2012-10-22 2016-03-29 Globalfoundries Inc. Memory system connector
US8972782B2 (en) 2012-11-09 2015-03-03 International Business Machines Corporation Exposed-pipeline processing element with rollback
JP5985403B2 (ja) 2013-01-10 2016-09-06 株式会社東芝 ストレージ装置
US9244684B2 (en) 2013-03-15 2016-01-26 Intel Corporation Limited range vector memory access instructions, processors, methods, and systems
US9236564B2 (en) 2013-12-11 2016-01-12 Samsung Electronics Co., Ltd. Method and system for providing an engineered magnetic layer including Heusler layers and an amorphous insertion layer
US9934194B2 (en) 2013-12-20 2018-04-03 Rambus Inc. Memory packet, data structure and hierarchy within a memory appliance for accessing memory
US9558143B2 (en) * 2014-05-09 2017-01-31 Micron Technology, Inc. Interconnect systems and methods using hybrid memory cube links to send packetized data over different endpoints of a data handling device

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5396606A (en) * 1991-07-31 1995-03-07 Franklin Electronic Publishers, Incorporated Address bus switching between sequential and non-sequential ROM searches
DE69530292T2 (de) * 1994-04-13 2003-12-04 Ericsson Inc., Research Triangle Park Effiziente adressierung von grossen speichern
US6038630A (en) * 1998-03-24 2000-03-14 International Business Machines Corporation Shared access control device for integrated system with multiple functional units accessing external structures over multiple data buses
CN1205477A (zh) * 1998-07-16 1999-01-20 英业达股份有限公司 存储器替代方法及其装置
US6633947B1 (en) * 1998-09-16 2003-10-14 Intel Corporation Memory expansion channel for propagation of control and request packets
JP4483168B2 (ja) * 2002-10-23 2010-06-16 株式会社日立製作所 ディスクアレイ制御装置
US7870218B2 (en) * 2003-04-09 2011-01-11 Nec Laboratories America, Inc. Peer-to-peer system and method with improved utilization
US7788451B2 (en) * 2004-02-05 2010-08-31 Micron Technology, Inc. Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
US7366864B2 (en) * 2004-03-08 2008-04-29 Micron Technology, Inc. Memory hub architecture having programmable lane widths
US7120723B2 (en) * 2004-03-25 2006-10-10 Micron Technology, Inc. System and method for memory hub-based expansion bus
EP2383660B1 (en) * 2005-04-21 2013-06-26 Violin Memory, Inc. Interconnection system
DE102005024988A1 (de) * 2005-06-01 2006-12-07 Robert Bosch Gmbh Verfahren zur Kommunikation zwischen mindestens zwei Teilnehmern eines Kommunikationssystems
US20060277355A1 (en) * 2005-06-01 2006-12-07 Mark Ellsberry Capacity-expanding memory device
US7620876B2 (en) * 2005-06-08 2009-11-17 Altera Corporation Reducing false positives in configuration error detection for programmable devices
US7409491B2 (en) * 2005-12-14 2008-08-05 Sun Microsystems, Inc. System memory board subsystem using DRAM with stacked dedicated high speed point to point links
US7493439B2 (en) * 2006-08-01 2009-02-17 International Business Machines Corporation Systems and methods for providing performance monitoring in a memory system
KR100827661B1 (ko) * 2006-10-31 2008-05-07 삼성전자주식회사 이중의 하부 전극을 갖는 상변화 기억소자 및 그 제조방법
US8145869B2 (en) 2007-01-12 2012-03-27 Broadbus Technologies, Inc. Data access and multi-chip controller
US20090172213A1 (en) * 2007-12-31 2009-07-02 Sowmiya Jayachandran Command completion detection in a mass storage device
US8656082B2 (en) 2008-08-05 2014-02-18 Micron Technology, Inc. Flexible and expandable memory architectures
CN102033581B (zh) * 2009-12-18 2012-05-30 中国科学院声学研究所 一种基于多核网络处理器的高可扩展性atca板

Similar Documents

Publication Publication Date Title
JP2011530736A5 (https=)
JP5820038B2 (ja) フレキシブルで拡張可能なメモリアーキテクチャ
TWI260026B (en) Memory channel with unidirectional links
JP2013168164A5 (https=)
CN101710314B (zh) 高速外围部件互连交换控制器及其实现方法
JP5985403B2 (ja) ストレージ装置
US20090043933A1 (en) Skew management in an interconnection system
JP2006518950A5 (https=)
CN204833236U (zh) 一种支持混合式存储的存储系统
CN106713184A (zh) 一种双冗余数据交换装置
CN102301363A (zh) 数据处理节点、系统及方法
CN103729333A (zh) 多路时隙共享的背板总线结构及其实现方法
CN102629912A (zh) 面向无缓冲片上网络的容错偏转路由方法及装置
CN104579786B (zh) 一种基于2D Torus网络拓扑架构的服务器设计方法
JP5685993B2 (ja) 障害処理回路を含むマルチノードシステム及び障害処理方法
CN1801670B (zh) 一种光通讯链路的备份方法和装置
WO2012031402A1 (zh) 光接口线路板的冗余备份方法、系统及光接口线路板
TW200723298A (en) Multi-port memory device with serial input/output interface
CN1984017A (zh) 全网互连单板的主备倒换系统及方法
TW200712921A (en) Redundant storage virtualization subsystem having data path branching functionality
KR100664755B1 (ko) Ａｔｍ 인터페이스 보드에서의 듀얼 백프레셔 처리시스템
US20150095522A1 (en) Semiconductor memory
CN106227124A (zh) 一种控制系统