JP2011029423A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2011029423A5 JP2011029423A5 JP2009173929A JP2009173929A JP2011029423A5 JP 2011029423 A5 JP2011029423 A5 JP 2011029423A5 JP 2009173929 A JP2009173929 A JP 2009173929A JP 2009173929 A JP2009173929 A JP 2009173929A JP 2011029423 A5 JP2011029423 A5 JP 2011029423A5
- Authority
- JP
- Japan
- Prior art keywords
- appendix
- semiconductor substrate
- manufacturing
- conductivity type
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009173929A JP2011029423A (ja) | 2009-07-27 | 2009-07-27 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009173929A JP2011029423A (ja) | 2009-07-27 | 2009-07-27 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2011029423A JP2011029423A (ja) | 2011-02-10 |
| JP2011029423A5 true JP2011029423A5 (enExample) | 2012-03-29 |
Family
ID=43637828
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009173929A Pending JP2011029423A (ja) | 2009-07-27 | 2009-07-27 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2011029423A (enExample) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58106825A (ja) * | 1981-12-18 | 1983-06-25 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
| JPH01220439A (ja) * | 1988-02-29 | 1989-09-04 | Nec Corp | 半導体装置の製造方法 |
| EP0443296B1 (en) * | 1990-02-20 | 1999-08-04 | STMicroelectronics S.r.l. | Process for obtaining multilayer metallization of the back of a semiconductor substrate |
-
2009
- 2009-07-27 JP JP2009173929A patent/JP2011029423A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2009177145A5 (enExample) | ||
| CN102227000B (zh) | 基于超级结的碳化硅mosfet器件及制备方法 | |
| JP2012160714A5 (ja) | 半導体装置の作製方法 | |
| JP2012160715A5 (enExample) | ||
| WO2008146442A1 (ja) | エピタキシャルウェーハの製造方法およびエピタキシャルウェーハ | |
| JP2009004736A5 (enExample) | ||
| JP2009278075A5 (enExample) | ||
| JP2012517698A5 (enExample) | ||
| TW201535525A (zh) | 半導體裝置之製造方法 | |
| JP2021145113A5 (ja) | 半導体装置、半導体装置の製造方法、電源回路、及び、コンピュータ | |
| US8574972B2 (en) | Method for fabricating semiconductor device and plasma doping apparatus | |
| JP2010186852A5 (enExample) | ||
| JP2013187291A (ja) | トンネル電界効果トランジスタの製造方法及びトンネル電界効果トランジスタ | |
| JP2009212183A (ja) | 半導体装置の製造方法 | |
| JP2013048218A5 (enExample) | ||
| JP2011029423A5 (enExample) | ||
| JP2010041021A5 (enExample) | ||
| JP2009016824A5 (enExample) | ||
| US8993418B2 (en) | Shallow heavily doped semiconductor layer by cyclic selective epitaxial deposition process | |
| CN104425248B (zh) | 重掺杂p型衬底背封工艺方法 | |
| JP6780414B2 (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
| JP5292810B2 (ja) | Soi基板の製造方法 | |
| JP2013021242A (ja) | 半導体装置の製造方法 | |
| JP6273322B2 (ja) | Soi基板の製造方法 | |
| JP5585319B2 (ja) | 貼り合わせsoiウェーハの製造方法 |