JP2011018699A - Electronic circuit unit and method of manufacturing the same - Google Patents

Electronic circuit unit and method of manufacturing the same Download PDF

Info

Publication number
JP2011018699A
JP2011018699A JP2009161010A JP2009161010A JP2011018699A JP 2011018699 A JP2011018699 A JP 2011018699A JP 2009161010 A JP2009161010 A JP 2009161010A JP 2009161010 A JP2009161010 A JP 2009161010A JP 2011018699 A JP2011018699 A JP 2011018699A
Authority
JP
Japan
Prior art keywords
corner
region
solder resist
copper foil
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009161010A
Other languages
Japanese (ja)
Other versions
JP5463092B2 (en
Inventor
Kazuhiro Sasaki
和広 佐々木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP2009161010A priority Critical patent/JP5463092B2/en
Priority to CN2010102247903A priority patent/CN101945531B/en
Publication of JP2011018699A publication Critical patent/JP2011018699A/en
Application granted granted Critical
Publication of JP5463092B2 publication Critical patent/JP5463092B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide an electronic circuit unit on which exfoliation of solder resist or resin burrs of a substrate material does not pose problems, even if a copper foil land is provided in the vicinity of a corner edge of a circuit board, and to provide a method of manufacturing the circuit unit.SOLUTION: The copper foil land 5 is provided at a corner of the circuit board 2 of the electronic circuit unit, and an approximately L-shaped corner space region 2b extends between a right-angled substrate outer rim 2d that defines the corner and an outwardly swelling outer peripheral rim of the copper foil land 5. The solder resist 6 is provided, only in a relatively wide region in the proximity of the corner edge 2a of the corner space region 2b, and a narrow region separate from the corner edge 2a is made into a substrate exposed region 2c where there is no solder resist. The circuit board 2 is divided into individual pieces, by cutting an assembly board 10 along cut lines 11 and 12. A leg of a shield cover which covers a high-frequency circuit portion on the circuit board 2 is inserted into a fitting hole 5a of the copper foil land 5 and is then soldered.

Description

本発明は、集合基板を切断して個片化される回路基板に電子部品等が実装されてなる電子回路ユニットと、その製造方法とに係り、特に、回路基板の隅部に銅箔ランドが設けられている小型の電子回路ユニットとその製造方法とに関するものである。   The present invention relates to an electronic circuit unit in which electronic components and the like are mounted on a circuit board that is cut into individual pieces by cutting an assembly board, and a method for manufacturing the same, and in particular, a copper foil land is provided at a corner of the circuit board. The present invention relates to a small electronic circuit unit provided and a manufacturing method thereof.

回路構成が高密度で小型の電子回路ユニットは、複数個の電子回路ユニットに対応する複数の回路部を一括して集合基板に設けた後に、該集合基板を切断して個片化するほうが、1個ずつ製造するよりも格段に生産性が高まる。そのため、従来より、この種の電子回路ユニットを製造する際には、集合基板上で縦横の切断ライン(ダイシングライン)によって区画された複数の矩形領域に、それぞれ配線パターンやソルダーレジスト等を一括形成し、かつ電子部品等を一括して実装した後、切断ラインに沿って集合基板をダイシングソー等で切断して電子回路ユニットを多数個取りするという手法が一般的である(例えば、特許文献1参照)。なお、こうして製造された電子回路ユニットの回路基板は、集合基板の前記矩形領域に相当する部分である。   A small electronic circuit unit having a high-density circuit configuration is formed by collectively providing a plurality of circuit portions corresponding to a plurality of electronic circuit units on the collective substrate, and then cutting the collective substrate into pieces. Productivity is much higher than manufacturing one by one. Therefore, conventionally, when manufacturing this type of electronic circuit unit, wiring patterns, solder resists, etc. are collectively formed in a plurality of rectangular areas partitioned by vertical and horizontal cutting lines (dicing lines) on the collective substrate. In addition, after mounting electronic parts and the like in a lump, a general method is to cut a collective substrate along a cutting line with a dicing saw or the like to obtain a large number of electronic circuit units (for example, Patent Document 1). reference). The circuit board of the electronic circuit unit thus manufactured is a portion corresponding to the rectangular region of the collective board.

また、この種の電子回路ユニットにおいて、回路基板に高周波回路を覆うシールドカバーが取り付けられる場合などには、図4に示すように、回路基板21の隅部に銅箔ランド22が設けられ、この銅箔ランド22がソルダーレジスト23で包囲されることが多い。図4では切断前の集合基板30を鎖線で示しており、集合基板30の縦横の切断ライン31,32の交点に回路基板21のコーナーエッジ21aが形成される。そして、コーナーエッジ21aから直角に延びる基板外縁と銅箔ランド22の外向きに膨出する外周縁とに挟まれた略L字状領域を回路基板21のコーナースペース領域21bと称すると、このコーナースペース領域21bはコーナーエッジ21aのごく近傍では狭隘にならないため、コーナーエッジ21aに欠けや亀裂が生じても電子回路ユニットの電気的特性に悪影響が及ぶ可能性は低い。なお、図4では回路基板21の隅部の銅箔ランド22の外形が木の葉形状に形成されているが、銅箔ランド22の外形が円形の場合もある。   In addition, in this type of electronic circuit unit, when a shield cover that covers a high-frequency circuit is attached to the circuit board, as shown in FIG. 4, copper foil lands 22 are provided at the corners of the circuit board 21. In many cases, the copper foil land 22 is surrounded by the solder resist 23. In FIG. 4, the aggregate substrate 30 before cutting is indicated by a chain line, and the corner edge 21 a of the circuit substrate 21 is formed at the intersection of the vertical and horizontal cutting lines 31, 32 of the aggregate substrate 30. When a substantially L-shaped region sandwiched between a substrate outer edge extending perpendicularly from the corner edge 21a and an outer peripheral edge bulging outward of the copper foil land 22 is referred to as a corner space region 21b of the circuit board 21, this corner Since the space region 21b is not narrow in the immediate vicinity of the corner edge 21a, even if the corner edge 21a is chipped or cracked, it is unlikely that the electrical characteristics of the electronic circuit unit will be adversely affected. In FIG. 4, the outer shape of the copper foil land 22 at the corner of the circuit board 21 is formed in a leaf shape. However, the outer shape of the copper foil land 22 may be circular.

特開11−186439号公報JP 11-186439 A

ところで、近年、電子回路ユニットの小型化や高密度化が促進されている関係上、図4における回路基板21のコーナースペース領域21bが以前よりも狭く設計される傾向にある。そのため、回路基板21の略L字状のコーナースペース領域21bの両端部に、基板外縁と銅箔ランド22との間隔をかなり狭くした領域が発生しやすくなっており、このような電子回路ユニットにおいて集合基板30の切断ライン31,32に沿う切断工程で僅かな位置ずれが起こると、コーナースペース領域21bの両端部でソルダーレジスト23が剥離する危険性が高まるという問題があった。つまり、回路基板21上で銅箔ランド22を包囲しているソルダーレジスト23は、基板面との接触面積が狭い領域では密着強度が不足しがちなため、切断ライン31(または32)と銅箔ランド22との間隔が狭い個所では、ダイシングソー等による実際の切断位置が銅箔ランド22側へ僅かにずれただけでソルダーレジスト23が剥離しやすくなる。   By the way, in recent years, the size and density of electronic circuit units have been promoted, and therefore, the corner space region 21b of the circuit board 21 in FIG. 4 tends to be designed to be narrower than before. Therefore, it is easy to generate a region where the distance between the outer edge of the substrate and the copper foil land 22 is considerably narrowed at both ends of the substantially L-shaped corner space region 21b of the circuit board 21, and in such an electronic circuit unit If a slight misalignment occurs in the cutting process along the cutting lines 31 and 32 of the collective substrate 30, there is a problem that the risk of the solder resist 23 peeling off at both ends of the corner space region 21b increases. That is, the solder resist 23 that surrounds the copper foil land 22 on the circuit board 21 tends to have insufficient adhesion strength in a region where the contact area with the substrate surface is narrow. Therefore, the cutting line 31 (or 32) and the copper foil In places where the distance from the land 22 is narrow, the solder resist 23 is easily peeled off when the actual cutting position by a dicing saw or the like is slightly shifted to the copper foil land 22 side.

なお、回路基板21のコーナースペース領域21bが当初から極めて狭く設計されている電子回路ユニットの場合には、切断工程での位置ずれを防止してもソルダーレジスト23が剥離しやすくなる。   In the case of an electronic circuit unit in which the corner space region 21b of the circuit board 21 is designed to be extremely narrow from the beginning, the solder resist 23 is easily peeled off even if misalignment in the cutting process is prevented.

そこで本発明者らは、回路基板21のコーナースペース領域21bが狭くても切断工程でソルダーレジスト23の剥離が起こらないようにするため、図5に示すように、コーナースペース領域21bをソルダーレジスト23が存しない基板露出領域となしてみた。しかしながら、このようにすると、集合基板30の切断工程で切断ライン31,32の交点付近に基板材料の樹脂バリが出来やすく、個片化した回路基板21のコーナーエッジ21a付近に髭状の樹脂バリが目立ってしまうため、製品化された電子回路ユニットの外観が損なわれやすいという別の問題の発生することが判明した。   Therefore, the present inventors have made the corner space region 21b into the solder resist 23 as shown in FIG. 5 in order to prevent peeling of the solder resist 23 in the cutting process even if the corner space region 21b of the circuit board 21 is narrow. I tried to be a substrate exposure area that does not exist. However, if this is done, resin burrs of the substrate material can be easily formed in the vicinity of the intersection of the cutting lines 31 and 32 in the cutting process of the collective substrate 30, and bowl-shaped resin burrs are formed in the vicinity of the corner edges 21 a of the individual circuit boards 21. It has been found that another problem arises that the appearance of a commercialized electronic circuit unit tends to be damaged.

本発明は、このような従来技術の実情に鑑みてなされたもので、その第1の目的は、回路基板のコーナーエッジ近傍に銅箔ランドを設けてもソルダーレジストの剥離や基板材料の樹脂バリが問題とならない電子回路ユニットを提供することにある。また、本発明の第2の目的は、そのような電子回路ユニットが工程数を増加せずに集合基板から製造できる電子回路ユニットの製造方法を提供することにある。   The present invention has been made in view of such a situation of the prior art. The first object of the present invention is to remove the solder resist and to remove the resin burrs of the board material even if a copper foil land is provided near the corner edge of the circuit board. It is to provide an electronic circuit unit that does not cause a problem. A second object of the present invention is to provide a method of manufacturing an electronic circuit unit that can manufacture such an electronic circuit unit from a collective substrate without increasing the number of steps.

上記した第1の目的を達成するために、本発明は、集合基板を縦横の切断ラインに沿って切断することにより個片化された矩形状の回路基板を備え、この回路基板の隅部を区画する直角な基板外縁と、該隅部に設けられた銅箔ランドの外向きに膨出している外周縁との間に、略L字状のコーナースペース領域が延在する電子回路ユニットにおいて、前記コーナースペース領域のうち幅狭な両端部を除く領域をソルダーレジストにて覆うと共に、前記両端部をソルダーレジストの存しない基板露出領域となすという構成にした。   In order to achieve the first object described above, the present invention comprises a rectangular circuit board separated by cutting a collective board along vertical and horizontal cutting lines, and corners of the circuit board are provided. In an electronic circuit unit in which a substantially L-shaped corner space region extends between a rectangular substrate outer edge to be partitioned and an outer peripheral edge bulging outward of a copper foil land provided at the corner, In the corner space region, the region excluding the narrow end portions is covered with a solder resist, and the both end portions are formed as substrate exposed regions where no solder resist exists.

このように電子回路ユニットの回路基板のコーナースペース領域のうち、コーナーエッジのごく近傍の比較的広い領域だけにソルダーレジストを設けておき、コーナーエッジから離れた狭い領域はソルダーレジストの存しない基板露出領域となしておけば、集合基板を切断ラインに沿って切断する際に、コーナースペース領域において基板面との接触面積が十分に確保されているソルダーレジストが剥離しにくくなると共に、コーナーエッジ付近に基板材料の樹脂バリが発生する虞がなくなる。なお、切断工程でコーナースペース領域の両端部の基板露出領域に樹脂バリが出来たとしても、基板露出領域はコーナーエッジから離れているため樹脂バリは目立たず、それゆえ製品化された電子回路ユニットの外観が損なわれる可能性は低い。   As described above, the solder resist is provided only in a relatively wide area near the corner edge in the corner space area of the circuit board of the electronic circuit unit, and the narrow area far from the corner edge is exposed to the board without the solder resist. If it is an area, when the collective substrate is cut along the cutting line, the solder resist having a sufficient contact area with the substrate surface in the corner space area is difficult to peel off, and near the corner edge. There is no possibility of generating resin burrs in the substrate material. Even if resin burrs are formed in the substrate exposed areas at both ends of the corner space area in the cutting process, the resin exposed burrs are not conspicuous because the substrate exposed areas are away from the corner edges. It is unlikely that the appearance of the will be impaired.

上記の構成において、回路基板のコーナースペース領域と隣接する銅箔ランドの略中央に円形の取付穴が形成されており、この取付穴の中心から基板外縁へ向かって延びる2本の垂線を設定したとき、これら垂線がコーナースペース領域を横断する位置をソルダーレジストと基板露出領域との境界部に略合致させると、コーナースペース領域内で懸念されるソルダーレジストの剥離を防止しつつ基板露出領域をコーナーエッジから極力離隔させることができるため、樹脂バリが一層目立たなくなる。また、回路基板上の高周波回路を覆うシールドカバーの脚片を銅箔ランド内の取付穴に挿入して取り付けることができるため、小型で高密度な高周波回路ユニットを設計するうえで好適となる。   In the above configuration, a circular mounting hole is formed in the approximate center of the copper foil land adjacent to the corner space region of the circuit board, and two perpendicular lines extending from the center of the mounting hole toward the outer edge of the board are set. When the position where these perpendicular lines cross the corner space area is substantially matched with the boundary between the solder resist and the substrate exposed area, the exposed area of the substrate is prevented from being peeled off in the corner space area. Since it can be separated from the edge as much as possible, the resin burr becomes less noticeable. Further, since the leg pieces of the shield cover that covers the high-frequency circuit on the circuit board can be inserted into the mounting holes in the copper foil land and attached, it is suitable for designing a small and high-density high-frequency circuit unit.

上記した第2の目的を達成するために、本発明は、複数個の電子回路ユニットに対応する複数の回路部を一括して集合基板に設けた後、この集合基板を縦横の切断ラインに沿って切断して個片化することにより、隅部に銅箔ランドを有する矩形状の回路基板が複数個得られる電子回路ユニットの製造方法において、前記集合基板上で前記回路基板に相当する矩形領域の隅部に前記銅箔ランドを設けた後、前記矩形領域に前記銅箔ランドを略包囲するようにソルダーレジストを設ける工程で、前記隅部を区画する縦横の前記切断ラインと前記銅箔ランドの外向きに膨出している外周縁との間に延在する略L字状領域のうち、幅狭な両端部を除く領域を前記ソルダーレジストにて覆うと共に、前記両端部をソルダーレジストの存しない基板露出領域となした。   In order to achieve the second object described above, the present invention provides a plurality of circuit portions corresponding to a plurality of electronic circuit units collectively on a collective substrate, and then places the collective substrate along vertical and horizontal cutting lines. In the method of manufacturing an electronic circuit unit in which a plurality of rectangular circuit boards having copper foil lands at the corners are obtained by cutting into individual pieces, a rectangular area corresponding to the circuit board on the collective board After the copper foil lands are provided at the corners, a solder resist is provided in the rectangular region so as to substantially surround the copper foil lands. Of the substantially L-shaped region extending between the outer peripheral edge bulging outward, the region excluding the narrow end portions is covered with the solder resist, and both end portions are covered with the solder resist. Not exposed board area None of the.

このように電子回路ユニットの回路基板に相当する集合基板上の矩形領域の隅部に、銅箔ランドを略包囲するようにソルダーレジストを設ける工程で、矩形領域の隅部の略L字状領域のうち、縦横の切断ラインの交点のごく近傍の比較的広い領域だけにソルダーレジストを設けておき、該交点から離れた狭い領域はソルダーレジストの存しない基板露出領域となしておけば、集合基板を切断ラインに沿って切断する際に、略L字状領域において基板面との接触面積が十分に確保されているソルダーレジストが剥離しにくくなると共に、回路基板のコーナーエッジとなる切断ラインの交点付近に基板材料の樹脂バリが発生する虞がなくなる。しかも、略L字状領域の一部をソルダーレジストの存しない基板露出領域となすだけなので、工程数の増加も回避できる。なお、切断工程で略L字状領域の両端部の基板露出領域に樹脂バリが出来たとしても、基板露出領域は回路基板のコーナーエッジから離れているため樹脂バリは目立たず、それゆえ製品化された電子回路ユニットの外観が損なわれる可能性は低い。   Thus, in the step of providing the solder resist so as to substantially surround the copper foil land at the corner of the rectangular area on the collective substrate corresponding to the circuit board of the electronic circuit unit, the substantially L-shaped area at the corner of the rectangular area Among them, if a solder resist is provided only in a relatively wide area very close to the intersection of the vertical and horizontal cutting lines, and a narrow area away from the intersection is a substrate exposed area where the solder resist does not exist, the collective substrate When cutting along the cutting line, the solder resist that has a sufficient contact area with the substrate surface in the substantially L-shaped region is difficult to peel off, and the intersection of the cutting line that becomes the corner edge of the circuit board There is no possibility of the occurrence of resin burrs of the substrate material in the vicinity. In addition, since only a part of the substantially L-shaped region becomes a substrate exposed region where no solder resist exists, an increase in the number of steps can be avoided. Even if resin burrs are formed in the substrate exposed areas at both ends of the substantially L-shaped area in the cutting process, the resin exposed burrs are not noticeable because the substrate exposed areas are separated from the corner edges of the circuit board. It is unlikely that the appearance of the electronic circuit unit is damaged.

また、上記の製造方法において、略L字状領域に隣接する銅箔ランドの略中央に円形の取付穴が形成されており、この取付穴の中心から切断ラインへ向かって延びる2本の垂線を設定したとき、これら垂線が略L字状領域を横断する位置をソルダーレジストと基板露出領域との境界部に略合致させると、略L字状領域(回路基板のコーナースペース領域)内で懸念されるソルダーレジストの剥離を防止しつつ、基板露出領域を切断ラインの交点(回路基板のコーナーエッジ)から極力離隔させることができるため、樹脂バリが一層目立たなくなる。また、回路基板上の高周波回路を覆うシールドカバーの脚片を銅箔ランド内の取付穴に挿入して取り付けることができるため、小型で高密度な高周波回路ユニットを製造するうえで好適となる。   Further, in the above manufacturing method, a circular mounting hole is formed in the approximate center of the copper foil land adjacent to the substantially L-shaped region, and two perpendicular lines extending from the center of the mounting hole toward the cutting line are formed. When set, if the position where the perpendicular crosses the substantially L-shaped region is substantially matched with the boundary between the solder resist and the substrate exposed region, there is a concern within the substantially L-shaped region (the corner space region of the circuit board). Since the exposed area of the substrate can be separated as much as possible from the intersection of the cutting lines (corner edge of the circuit board) while preventing the solder resist from peeling off, the resin burr becomes less noticeable. Further, since the leg pieces of the shield cover covering the high-frequency circuit on the circuit board can be inserted into the attachment holes in the copper foil land and attached, it is suitable for manufacturing a small and high-density high-frequency circuit unit.

本発明の電子回路ユニットは、その回路基板のコーナースペース領域のうち、コーナーエッジのごく近傍の比較的広い領域だけにソルダーレジストを設けておき、コーナーエッジから離れた狭い領域はソルダーレジストの存しない基板露出領域となしているので、集合基板を切断ラインに沿って切断する際に、コーナースペース領域において基板面との接触面積が十分に確保されているソルダーレジストが剥離しにくくなると共に、コーナーエッジ付近に基板材料の樹脂バリが発生する虞がなくなる。すなわち、この電子回路ユニットは、回路基板のコーナーエッジ近傍に銅箔ランドを設けてもソルダーレジストの剥離や基板材料の樹脂バリが問題とならないため、小型化や高密度化が図りやすくなる。   In the electronic circuit unit of the present invention, a solder resist is provided only in a relatively wide region in the vicinity of the corner edge in the corner space region of the circuit board, and there is no solder resist in a narrow region far from the corner edge. Because it is a substrate exposed area, when cutting the aggregate substrate along the cutting line, the solder resist that has a sufficient contact area with the substrate surface in the corner space area is difficult to peel off, and the corner edge There is no possibility of the occurrence of resin burrs of the substrate material in the vicinity. That is, in this electronic circuit unit, even if copper foil lands are provided in the vicinity of the corner edge of the circuit board, peeling of the solder resist and resin burrs of the board material do not become a problem, so that it is easy to reduce the size and increase the density.

本発明による電子回路ユニットの製造方法は、集合基板上で電子回路ユニットの回路基板に相当する矩形領域の隅部に、銅箔ランドを略包囲するようにソルダーレジストを設ける工程で、矩形領域の隅部の略L字状領域のうち、縦横の切断ラインの交点のごく近傍の比較的広い領域だけにソルダーレジストを設けておき、該交点から離れた狭い領域はソルダーレジストの存しない基板露出領域となしているので、集合基板を切断ラインに沿って切断する際に、略L字状領域において基板面との接触面積が十分に確保されているソルダーレジストが剥離しにくくなると共に、回路基板のコーナーエッジとなる切断ラインの交点付近に基板材料の樹脂バリが発生する虞がなくなる。しかも、略L字状領域の一部をソルダーレジストの存しない基板露出領域となすだけなので、工程数の増加も回避できる。すなわち、この製造方法によれば、電子回路ユニットの回路基板のコーナーエッジ近傍に銅箔ランドを設けてもソルダーレジストの剥離や基板材料の樹脂バリが問題とならないため、小型で高密度な電子回路ユニットが製造しやすくなる。   The method of manufacturing an electronic circuit unit according to the present invention includes a step of providing a solder resist so as to substantially surround a copper foil land at a corner of a rectangular area corresponding to the circuit board of the electronic circuit unit on a collective substrate. Of the substantially L-shaped area at the corner, a solder resist is provided only in a relatively wide area very close to the intersection of the vertical and horizontal cutting lines, and a narrow area away from the intersection is a substrate exposed area where no solder resist exists. Therefore, when the collective substrate is cut along the cutting line, the solder resist having a sufficient contact area with the substrate surface in the substantially L-shaped region is difficult to peel off, and the circuit board There is no possibility that a resin burr of the substrate material is generated near the intersection of the cutting lines serving as the corner edges. In addition, since only a part of the substantially L-shaped region becomes a substrate exposed region where no solder resist exists, an increase in the number of steps can be avoided. In other words, according to this manufacturing method, even if a copper foil land is provided in the vicinity of the corner edge of the circuit board of the electronic circuit unit, peeling of the solder resist and resin burrs of the substrate material do not become a problem. Units are easier to manufacture.

本発明の実施形態例に係る電子回路ユニットの平面図である。It is a top view of the electronic circuit unit which concerns on the example of embodiment of this invention. 図1の電子回路ユニットの隅部を示す要部斜視図である。It is a principal part perspective view which shows the corner part of the electronic circuit unit of FIG. 図1の電子回路ユニットの製造工程における回路基板の隅部形状を示す要部説明図である。It is principal part explanatory drawing which shows the corner part shape of the circuit board in the manufacturing process of the electronic circuit unit of FIG. 従来例に係る電子回路ユニットの製造工程における回路基板の隅部形状を示す要部説明図である。It is principal part explanatory drawing which shows the corner part shape of the circuit board in the manufacturing process of the electronic circuit unit which concerns on a prior art example. 比較例に係る電子回路ユニットの製造工程における回路基板の隅部形状を示す要部説明図である。It is principal part explanatory drawing which shows the corner part shape of the circuit board in the manufacturing process of the electronic circuit unit which concerns on a comparative example.

以下、本発明の実施形態例を図1〜図3を参照しつつ説明する。図1に示す電子回路ユニット1は、回路基板2上に配設された高周波回路部3をシールドカバー4で覆って電磁的にシールドしている高周波回路ユニットである。回路基板2の四隅領域には銅箔ランド5が設けられており、各銅箔ランド5の周囲には一部を除いてソルダーレジスト6が設けられている。また、各銅箔ランド5の略中央には円形の取付穴5aが形成されており、図2に示すように、この取付穴5aにシールドカバー4の脚片4aが挿入された状態で、該脚片4aと銅箔ランド5とが図示せぬ半田によって接合されている。つまり、シールドカバー4は四隅に設けられた脚片4aを対応する取付穴5aに挿入して半田付けすることにより、回路基板2に取り付けられている。   Embodiments of the present invention will be described below with reference to FIGS. An electronic circuit unit 1 shown in FIG. 1 is a high-frequency circuit unit in which a high-frequency circuit unit 3 disposed on a circuit board 2 is covered with a shield cover 4 and electromagnetically shielded. Copper foil lands 5 are provided in the four corner regions of the circuit board 2, and a solder resist 6 is provided around each copper foil land 5 except for a part thereof. In addition, a circular mounting hole 5a is formed in the approximate center of each copper foil land 5, and the leg piece 4a of the shield cover 4 is inserted into the mounting hole 5a as shown in FIG. The leg piece 4a and the copper foil land 5 are joined by solder (not shown). That is, the shield cover 4 is attached to the circuit board 2 by inserting the leg pieces 4a provided at the four corners into the corresponding attachment holes 5a and soldering.

回路基板2の隅部の形状について詳しく説明すると、図3に示すように、回路基板2の隅部でコーナーエッジ2aから直角に延びる基板外縁2dと、該隅部に設けられた銅箔ランド5の外向きに膨出している外周縁との間には、平面視略L字状のコーナースペース領域2bが延在している。このコーナースペース領域2bのうち、コーナーエッジ2aのごく近傍の比較的広い領域はソルダーレジスト6によって覆われているが、コーナースペース領域2bの幅狭な両端部はソルダーレジスト6の存しない基板露出領域2cとなっている。つまり、銅箔ランド5の外周縁は、コーナースペース領域2b側の2個所が基板露出領域2cと隣接し、他はすべてソルダーレジスト6と隣接している。そして、互いに直交する2つの基板外縁2dに対して銅箔ランド5の取付穴5aの中心からそれぞれ垂線を延ばしたとき、これら2本の垂線がコーナースペース領域2bを横断する位置を、コーナースペース領域2b内でのソルダーレジスト6と基板露出領域2cとの境界部(基板露出領域2cの始端部)の位置となるように設定してある。   The shape of the corner of the circuit board 2 will be described in detail. As shown in FIG. 3, the board outer edge 2d extending at a right angle from the corner edge 2a at the corner of the circuit board 2 and the copper foil land 5 provided at the corner. A corner space region 2b that is substantially L-shaped in plan view extends between the outer peripheral edge that bulges outward. Of this corner space region 2b, a relatively wide region in the immediate vicinity of the corner edge 2a is covered with the solder resist 6, but the narrow end portions of the corner space region 2b are the substrate exposed regions where the solder resist 6 does not exist. 2c. That is, the outer peripheral edge of the copper foil land 5 is adjacent to the substrate exposed region 2c at two locations on the corner space region 2b side, and all the other is adjacent to the solder resist 6. Then, when a perpendicular is extended from the center of the mounting hole 5a of the copper foil land 5 to the two board outer edges 2d orthogonal to each other, the position where these two perpendiculars cross the corner space area 2b is defined as the corner space area. It is set so as to be the position of the boundary between the solder resist 6 and the substrate exposed region 2c (starting end of the substrate exposed region 2c) in 2b.

上記の電子回路ユニット1は、図3に鎖線で示す集合基板10から多数個取りされたものである。すなわち、電子回路ユニット1を製造する際には、まず、集合基板10上で縦横の切断ライン(ダイシングライン)11,12によって区画された複数の矩形領域に、それぞれ配線パターン(図示せず)や銅箔ランド5等を一括形成し、次いでソルダーレジスト6を一括形成する。ただし、ソルダーレジスト6の形成時に、各矩形領域の隅部で銅箔ランド5よりも外側の略L字状領域Aには、縦横の切断ライン11,12の交点のごく近傍だけにソルダーレジスト6を設け、該銅箔ランド5と切断ライン11,12との間隔が狭い領域はソルダーレジスト6の存しない基板露出領域2cとなしておく。なお、集合基板10の各矩形領域は1個の回路基板2に相当する領域であり、切断ライン11,12の交点が回路基板2のコーナーエッジ2aとなる。したがって、集合基板10の各矩形領域の隅部において、切断ライン11,12は回路基板2の基板外縁2dに相当し、略L字状領域Aは回路基板2のコーナースペース領域2bに相当する。   A large number of the electronic circuit units 1 are taken from the collective substrate 10 indicated by a chain line in FIG. That is, when the electronic circuit unit 1 is manufactured, first, wiring patterns (not shown) or the like are respectively formed in a plurality of rectangular regions partitioned by vertical and horizontal cutting lines (dicing lines) 11 and 12 on the collective substrate 10. Copper foil lands 5 and the like are formed in a lump, and then a solder resist 6 is formed in a lump. However, when the solder resist 6 is formed, the solder resist 6 is provided only in the vicinity of the intersection of the vertical and horizontal cutting lines 11 and 12 in the substantially L-shaped region A outside the copper foil land 5 at the corner of each rectangular region. The region where the distance between the copper foil land 5 and the cutting lines 11 and 12 is narrow is the substrate exposed region 2c where the solder resist 6 does not exist. Each rectangular area of the collective substrate 10 is an area corresponding to one circuit board 2, and the intersection of the cutting lines 11 and 12 becomes a corner edge 2 a of the circuit board 2. Accordingly, the cutting lines 11 and 12 correspond to the board outer edge 2d of the circuit board 2 and the substantially L-shaped area A corresponds to the corner space area 2b of the circuit board 2 at the corners of each rectangular area of the collective board 10.

この後、集合基板10の各矩形領域に、図示せぬ電子部品等を実装して高周波回路部3を形成すると共に、この高周波回路部3を覆うシールドカバー4を取り付ける。前述したように、シールドカバー4の脚片4aは、コーナースペース領域2bに隣接する銅箔ランド5の取付穴5aに挿入して半田付けされる。   Thereafter, an electronic component or the like (not shown) is mounted on each rectangular area of the collective substrate 10 to form the high-frequency circuit unit 3, and a shield cover 4 that covers the high-frequency circuit unit 3 is attached. As described above, the leg pieces 4a of the shield cover 4 are inserted and soldered into the mounting holes 5a of the copper foil lands 5 adjacent to the corner space region 2b.

しかる後、縦横の切断ライン11,12に沿って集合基板10をダイシングソー等で切断することにより、集合基板10が多数の回路基板2に個片化されて、電子回路ユニット1が多数個取りされる。   After that, by cutting the collective substrate 10 with a dicing saw or the like along the vertical and horizontal cutting lines 11 and 12, the collective substrate 10 is separated into a large number of circuit boards 2, and a large number of electronic circuit units 1 are obtained. Is done.

以上説明したように本実施形態例では、電子回路ユニット1の回路基板2のコーナースペース領域2bのうち、コーナーエッジ2aのごく近傍の比較的広い領域だけにソルダーレジスト6を設けておき、コーナーエッジ2aから離れた狭い領域はソルダーレジスト6の存しない基板露出領域2cとなしている。そのため、集合基板10を切断ライン11,12に沿って切断する際に、コーナースペース領域2bにおいて基板面との接触面積が十分に確保されているソルダーレジスト6が剥離しにくく、コーナーエッジ2a付近に基板材料の樹脂バリが発生する虞もない。したがって、この電子回路ユニット1は、回路基板2のコーナーエッジ2a近傍に銅箔ランド5を設けてもソルダーレジスト6の剥離や基板材料の樹脂バリが問題とならず、小型化や高密度化が図りやすくなっている。しかも、コーナースペース領域2bの一部をソルダーレジスト6の存しない基板露出領域2cとなすだけなので、この電子回路ユニット1を製造する際に工程数が増加することもない。   As described above, in this embodiment, the solder resist 6 is provided only in a relatively wide area in the vicinity of the corner edge 2a in the corner space area 2b of the circuit board 2 of the electronic circuit unit 1, and the corner edge. A narrow region away from 2a is a substrate exposed region 2c where the solder resist 6 does not exist. Therefore, when the collective substrate 10 is cut along the cutting lines 11 and 12, the solder resist 6 having a sufficient contact area with the substrate surface in the corner space region 2b is difficult to peel off, and is near the corner edge 2a. There is no risk of resin burrs in the substrate material. Therefore, in this electronic circuit unit 1, even if the copper foil land 5 is provided in the vicinity of the corner edge 2a of the circuit board 2, the peeling of the solder resist 6 and the resin burrs of the board material are not a problem, and the size and density of the electronic circuit unit 1 can be reduced. It is easy to plan. In addition, since only a part of the corner space region 2b becomes the substrate exposed region 2c where the solder resist 6 does not exist, the number of processes does not increase when the electronic circuit unit 1 is manufactured.

なお、集合基板10を切断ライン11,12に沿って切断する際に、コーナースペース領域2bの基板露出領域2cに樹脂バリが出来ることはある。しかしながら、基板露出領域2cはコーナーエッジ2aから離れているため樹脂バリは目立たず、それゆえ製品化された電子回路ユニット1の外観が損なわれる可能性は低い。しかも、本実施形態例では、銅箔ランド5の取付穴5aの中心から基板外縁2dへ延ばした垂線がコーナースペース領域2bを横断する位置を、基板露出領域2cの始端部の位置と略合致させており、こうすることによって、コーナースペース領域2b内で懸念されるソルダーレジスト6の剥離を防止しつつ基板露出領域2cをコーナーエッジ2aから極力離隔させることができるため、樹脂バリは一層目立たなくなる。   When the collective substrate 10 is cut along the cutting lines 11 and 12, a resin burr may be formed in the substrate exposed region 2c of the corner space region 2b. However, since the substrate exposure region 2c is away from the corner edge 2a, the resin burr is not conspicuous, and therefore, it is unlikely that the appearance of the electronic circuit unit 1 manufactured is damaged. Moreover, in the present embodiment, the position where the perpendicular extending from the center of the mounting hole 5a of the copper foil land 5 to the substrate outer edge 2d crosses the corner space region 2b is substantially matched with the position of the starting end portion of the substrate exposed region 2c. In this way, since the substrate exposed region 2c can be separated from the corner edge 2a as much as possible while preventing the peeling of the solder resist 6 which is a concern in the corner space region 2b, the resin burr becomes less noticeable.

ただし、コーナースペース領域2b内での基板露出領域2cの始端部の位置は、このコーナースペース領域2bの大きさや形状等に応じて適宜選択可能であり、例えば、コーナースペース領域2bの両端部が極めて幅狭な場合には、基板露出領域2cの始端部を図3の位置よりもコーナーエッジ2a側へ若干ずらして設定したほうが好ましい。   However, the position of the starting end portion of the substrate exposure region 2c in the corner space region 2b can be appropriately selected according to the size, shape, etc. of the corner space region 2b. For example, both end portions of the corner space region 2b are extremely When the width is narrow, it is preferable to set the starting end of the substrate exposed region 2c slightly shifted from the position of FIG. 3 toward the corner edge 2a.

また、上記の実施形態例では、銅箔ランド5の外形が木の葉形状になっているが、銅箔ランド5の外形が円形等であってもよく、要は、回路基板2の隅部において銅箔ランド5が外向きに膨出する外周縁を有していれば、略L字状のコーナースペース領域2bが生じるため、本発明が適用可能となる。   In the above embodiment, the outer shape of the copper foil land 5 is a leaf shape. However, the outer shape of the copper foil land 5 may be circular or the like. If the foil land 5 has an outer peripheral edge that bulges outward, a substantially L-shaped corner space region 2b is generated, so that the present invention can be applied.

また、電子回路ユニット1が上記の実施形態例のように高周波回路ユニットでなくても、集合基板10を切断することによって個片化される回路基板2の隅部に銅箔ランド5が設けられているものであれば、本発明は適用可能である。   Even if the electronic circuit unit 1 is not a high-frequency circuit unit as in the above-described embodiment, copper foil lands 5 are provided at the corners of the circuit board 2 that is separated by cutting the collective substrate 10. The present invention is applicable as long as it is.

1 電子回路ユニット
2 回路基板
2a コーナーエッジ
2b コーナースペース領域
2c 基板露出領域
2d 基板外縁
3 高周波回路部
4 シールドカバー
4a 脚片
5 銅箔ランド
5a 取付穴
6 ソルダーレジスト
10 集合基板
11,12 切断ライン
A 略L字状領域
DESCRIPTION OF SYMBOLS 1 Electronic circuit unit 2 Circuit board 2a Corner edge 2b Corner space area 2c Board exposure area 2d Board outer edge 3 High frequency circuit part 4 Shield cover 4a Leg piece 5 Copper foil land 5a Mounting hole 6 Solder resist 10 Collective board 11, 12 Cutting line A L-shaped region

Claims (4)

集合基板を縦横の切断ラインに沿って切断することにより個片化された矩形状の回路基板を備え、この回路基板の隅部を区画する直角な基板外縁と、該隅部に設けられた銅箔ランドの外向きに膨出している外周縁との間に、略L字状のコーナースペース領域が延在する電子回路ユニットであって、
前記コーナースペース領域のうち幅狭な両端部を除く領域をソルダーレジストにて覆うと共に、前記両端部をソルダーレジストの存しない基板露出領域となしたことを特徴とする電子回路ユニット。
A rectangular circuit board that is separated by cutting the assembly board along vertical and horizontal cutting lines, and a rectangular board outer edge that divides the corner of the circuit board, and copper provided at the corner An electronic circuit unit in which a substantially L-shaped corner space region extends between the outer peripheral edge bulging outward from the foil land,
An electronic circuit unit characterized in that a region excluding the narrow end portions of the corner space region is covered with a solder resist, and the both end portions are substrate exposed regions where no solder resist exists.
請求項1の記載において、前記銅箔ランドの略中央に円形の取付穴が形成されており、この取付穴の中心から前記基板外縁へ向かって延びる2本の垂線を設定したとき、これら垂線が前記コーナースペース領域を横断する位置を前記ソルダーレジストと前記基板露出領域との境界部に略合致させたことを特徴とする電子回路ユニット。   In Claim 1, The circular attachment hole is formed in the approximate center of the said copper foil land, When these two perpendicular lines extended toward the said board | substrate outer edge from the center of this attachment hole are set, An electronic circuit unit characterized in that a position crossing the corner space region is substantially matched with a boundary portion between the solder resist and the substrate exposed region. 複数個の電子回路ユニットに対応する複数の回路部を一括して集合基板に設けた後、この集合基板を縦横の切断ラインに沿って切断して個片化することにより、隅部に銅箔ランドを有する矩形状の回路基板が複数個得られる電子回路ユニットの製造方法であって、
前記集合基板上で前記回路基板に相当する矩形領域の隅部に前記銅箔ランドを設けた後、前記矩形領域に前記銅箔ランドを略包囲するようにソルダーレジストを設ける工程で、前記隅部を区画する縦横の前記切断ラインと前記銅箔ランドの外向きに膨出している外周縁との間に延在する略L字状領域のうち、幅狭な両端部を除く領域を前記ソルダーレジストにて覆うと共に、前記両端部をソルダーレジストの存しない基板露出領域となしたことを特徴とする電子回路ユニットの製造方法。
After a plurality of circuit portions corresponding to a plurality of electronic circuit units are collectively provided on the collective substrate, the collective substrate is cut into individual pieces by cutting the collective substrate along vertical and horizontal cutting lines. A method of manufacturing an electronic circuit unit that can obtain a plurality of rectangular circuit boards having lands,
In the step of providing a solder resist so as to substantially surround the copper foil land in the rectangular region after providing the copper foil land in the corner of the rectangular region corresponding to the circuit board on the collective substrate, the corner portion Of the substantially L-shaped region extending between the vertical and horizontal cutting lines defining the copper foil land and the outer peripheral edge bulging outward, the region excluding the narrow ends is the solder resist. And manufacturing the electronic circuit unit, wherein both end portions are exposed areas of the substrate without a solder resist.
請求項3の記載において、前記略L字状領域に隣接する前記銅箔ランドの略中央に円形の取付穴が形成されており、この取付穴の中心から前記切断ラインへ向かって延びる2本の垂線を設定したとき、これら垂線が前記略L字状領域を横断する位置を前記ソルダーレジストと前記基板露出領域との境界部に略合致させたことを特徴とする電子回路ユニットの製造方法。   In Claim 3, The circular attachment hole is formed in the approximate center of the said copper foil land adjacent to the said substantially L-shaped area | region, Two extending toward the said cutting line from the center of this attachment hole A method of manufacturing an electronic circuit unit, characterized in that, when a perpendicular line is set, a position where the perpendicular line crosses the substantially L-shaped region substantially coincides with a boundary portion between the solder resist and the substrate exposed region.
JP2009161010A 2009-07-07 2009-07-07 Electronic circuit unit and manufacturing method thereof Expired - Fee Related JP5463092B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009161010A JP5463092B2 (en) 2009-07-07 2009-07-07 Electronic circuit unit and manufacturing method thereof
CN2010102247903A CN101945531B (en) 2009-07-07 2010-07-07 Electronic circuit unit and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009161010A JP5463092B2 (en) 2009-07-07 2009-07-07 Electronic circuit unit and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2011018699A true JP2011018699A (en) 2011-01-27
JP5463092B2 JP5463092B2 (en) 2014-04-09

Family

ID=43437198

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009161010A Expired - Fee Related JP5463092B2 (en) 2009-07-07 2009-07-07 Electronic circuit unit and manufacturing method thereof

Country Status (2)

Country Link
JP (1) JP5463092B2 (en)
CN (1) CN101945531B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130069228A1 (en) * 2011-09-15 2013-03-21 An-Hong Liu Flip-chip package structure and forming method thereof
JP2015041667A (en) * 2013-08-21 2015-03-02 アルプス電気株式会社 Electronic circuit unit and method of manufacturing electronic circuit unit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160034099A (en) * 2014-09-19 2016-03-29 삼성전기주식회사 Printed circuit board and electronic component package having the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0567036U (en) * 1992-02-17 1993-09-03 矢崎総業株式会社 Wiring board
JP2006059996A (en) * 2004-08-19 2006-03-02 Toshiba Corp Printed-wiring board and its manufacturing method and design tool, printed circuit board, and electronic equipment

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3850967B2 (en) * 1997-12-22 2006-11-29 シチズン時計株式会社 Semiconductor package substrate and manufacturing method thereof
JP3683434B2 (en) * 1999-04-16 2005-08-17 富士通株式会社 Semiconductor device
JP2001237257A (en) * 1999-12-17 2001-08-31 Nec Corp Semiconductor device and method of mounting the device
JP3554533B2 (en) * 2000-10-13 2004-08-18 シャープ株式会社 Chip-on-film tape and semiconductor device
JP4535969B2 (en) * 2005-08-24 2010-09-01 新光電気工業株式会社 Semiconductor device
JP5151158B2 (en) * 2007-01-23 2013-02-27 富士通セミコンダクター株式会社 Package and semiconductor device using the package

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0567036U (en) * 1992-02-17 1993-09-03 矢崎総業株式会社 Wiring board
JP2006059996A (en) * 2004-08-19 2006-03-02 Toshiba Corp Printed-wiring board and its manufacturing method and design tool, printed circuit board, and electronic equipment

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130069228A1 (en) * 2011-09-15 2013-03-21 An-Hong Liu Flip-chip package structure and forming method thereof
JP2015041667A (en) * 2013-08-21 2015-03-02 アルプス電気株式会社 Electronic circuit unit and method of manufacturing electronic circuit unit
US9735055B2 (en) 2013-08-21 2017-08-15 Alps Elctric Co., Ltd. Electronic circuit unit and method of manufacturing electronic circuit unit

Also Published As

Publication number Publication date
JP5463092B2 (en) 2014-04-09
CN101945531A (en) 2011-01-12
CN101945531B (en) 2012-09-19

Similar Documents

Publication Publication Date Title
JP5951863B2 (en) Electronic component module and manufacturing method thereof
WO2011111318A1 (en) Module
JP2011129708A (en) Connection structure for printed wiring board
JP2014183181A (en) Electronic component module, and method for manufacturing the same
US9743507B2 (en) Radio frequency module
JP2007214230A (en) Printed wiring board
JP5463092B2 (en) Electronic circuit unit and manufacturing method thereof
JP2010103295A (en) Method for manufacturing end surface through-hole wiring substrate
WO2018123381A1 (en) Circuit module and method for manufacturing same
JP2008112832A (en) High-frequency unit, and manufacturing method of high-frequency unit
JP6124258B2 (en) Electronic circuit unit and method for manufacturing electronic circuit unit
JP2008166485A (en) Module
JP2005223266A (en) Manufacturing method of through-hole in end face of board
US11058008B2 (en) PCB panel, PCB, and manufacturing method
JP5830291B2 (en) Electronic circuit module and method for manufacturing electronic circuit module
JP2018078172A (en) Intermediate product circuit board, manufacture circuit board, manufacturing method of intermediate product circuit board, and manufacturing method of manufacture circuit board
US8278558B2 (en) Printed circuit board and method of producing the same
JP7123236B2 (en) circuit board
JP2006179809A (en) Electronic circuit unit
JPH114050A (en) Circuit board
JP2012195398A (en) Module and manufacturing method of the same
JP2013016740A (en) Electronic circuit unit
JP2011023410A (en) Method of manufacturing electronic circuit module
JP2023050521A (en) Surface mount nut and method of manufacturing surface mount nut
JP2013045796A (en) Wiring substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120611

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130417

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130423

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130614

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20131105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20131114

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140107

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140120

R150 Certificate of patent or registration of utility model

Ref document number: 5463092

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees