JP2010531061A5 - - Google Patents

Download PDF

Info

Publication number
JP2010531061A5
JP2010531061A5 JP2010513189A JP2010513189A JP2010531061A5 JP 2010531061 A5 JP2010531061 A5 JP 2010531061A5 JP 2010513189 A JP2010513189 A JP 2010513189A JP 2010513189 A JP2010513189 A JP 2010513189A JP 2010531061 A5 JP2010531061 A5 JP 2010531061A5
Authority
JP
Japan
Prior art keywords
etched
forming
opening
etching
spacers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010513189A
Other languages
English (en)
Japanese (ja)
Other versions
JP5382464B2 (ja
JP2010531061A (ja
Filing date
Publication date
Priority claimed from US11/766,931 external-priority patent/US7985681B2/en
Application filed filed Critical
Publication of JP2010531061A publication Critical patent/JP2010531061A/ja
Publication of JP2010531061A5 publication Critical patent/JP2010531061A5/ja
Application granted granted Critical
Publication of JP5382464B2 publication Critical patent/JP5382464B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2010513189A 2007-06-22 2008-05-30 半導体デバイスを含む電子システムの製造中に、対称なフォトマスクを用いて対称もしくは非対称な機構を選択的に形成するための方法 Active JP5382464B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/766,931 US7985681B2 (en) 2007-06-22 2007-06-22 Method for selectively forming symmetrical or asymmetrical features using a symmetrical photomask during fabrication of a semiconductor device and electronic systems including the semiconductor device
US11/766,931 2007-06-22
PCT/US2008/006884 WO2009002389A2 (en) 2007-06-22 2008-05-30 Method for selectively forming symmetrical or asymmetrical features using a symmetrical photomask during fabrication of a semiconductor device and electronic systems including the semiconductor device

Publications (3)

Publication Number Publication Date
JP2010531061A JP2010531061A (ja) 2010-09-16
JP2010531061A5 true JP2010531061A5 (enExample) 2011-07-21
JP5382464B2 JP5382464B2 (ja) 2014-01-08

Family

ID=40136808

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010513189A Active JP5382464B2 (ja) 2007-06-22 2008-05-30 半導体デバイスを含む電子システムの製造中に、対称なフォトマスクを用いて対称もしくは非対称な機構を選択的に形成するための方法

Country Status (6)

Country Link
US (2) US7985681B2 (enExample)
EP (1) EP2160754B1 (enExample)
JP (1) JP5382464B2 (enExample)
KR (1) KR101446826B1 (enExample)
TW (1) TWI471904B (enExample)
WO (1) WO2009002389A2 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9385132B2 (en) * 2011-08-25 2016-07-05 Micron Technology, Inc. Arrays of recessed access devices, methods of forming recessed access gate constructions, and methods of forming isolation gate constructions in the fabrication of recessed access devices
JP5899082B2 (ja) * 2012-08-08 2016-04-06 富士フイルム株式会社 パターン形成方法、及び、これを用いた電子デバイスの製造方法
US9093378B2 (en) * 2013-03-15 2015-07-28 Samsung Electronics Co., Ltd. Method for forming patterns of semiconductor device using SADP process
US9005463B2 (en) 2013-05-29 2015-04-14 Micron Technology, Inc. Methods of forming a substrate opening
EP3430641B1 (en) 2016-03-15 2022-12-14 AlixLabs AB A method for selective etching of nanostructures

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01165125A (ja) * 1987-12-22 1989-06-29 New Japan Radio Co Ltd 半導体装置の製造方法
JP3210359B2 (ja) * 1991-05-29 2001-09-17 株式会社東芝 ドライエッチング方法
US5550088A (en) * 1993-06-02 1996-08-27 Lucent Technologies Inc. Fabrication process for a self-aligned optical subassembly
US5356828A (en) * 1993-07-01 1994-10-18 Digital Equipment Corporation Method of forming micro-trench isolation regions in the fabrication of semiconductor devices
US5411913A (en) * 1994-04-29 1995-05-02 National Semiconductor Corporation Simple planarized trench isolation and field oxide formation using poly-silicon
KR19990027887A (ko) * 1997-09-30 1999-04-15 윤종용 스페이서를 이용한 반도체장치의 미세 패턴 형성방법
JP3646841B2 (ja) * 1997-12-03 2005-05-11 富士通株式会社 平面基板の液処理方法
US6297163B1 (en) * 1998-09-30 2001-10-02 Lam Research Corporation Method of plasma etching dielectric materials
US6191016B1 (en) * 1999-01-05 2001-02-20 Intel Corporation Method of patterning a layer for a gate electrode of a MOS transistor
KR100282232B1 (ko) * 1999-02-22 2001-02-15 김영환 반도체장치의 배선 형성방법
US7250371B2 (en) * 2003-08-26 2007-07-31 Lam Research Corporation Reduction of feature critical dimensions
US7129159B2 (en) * 2004-08-17 2006-10-31 International Business Machines Corporation Integrated dual damascene RIE process with organic patterning layer
US7151040B2 (en) * 2004-08-31 2006-12-19 Micron Technology, Inc. Methods for increasing photo alignment margins
US7115525B2 (en) * 2004-09-02 2006-10-03 Micron Technology, Inc. Method for integrated circuit fabrication using pitch multiplication
DE102004057181A1 (de) * 2004-11-26 2006-06-01 Infineon Technologies Ag Verfahren zum Herstellen eines vergrabenen leitenden Anschlusses an einen Grabenkondensator und einer Speicherzelle mit einem solchen Anschluss
KR100670396B1 (ko) * 2004-12-30 2007-01-16 동부일렉트로닉스 주식회사 사이드 로브 현상을 이용한 실린더형 커패시터 형성 방법
US7253118B2 (en) * 2005-03-15 2007-08-07 Micron Technology, Inc. Pitch reduced patterns relative to photolithography features
US7285499B1 (en) * 2005-05-12 2007-10-23 Advanced Micro Devices, Inc. Polymer spacers for creating sub-lithographic spaces

Similar Documents

Publication Publication Date Title
KR101906680B1 (ko) 피치 분할 패터닝 방법
TWI391988B (zh) 利用間距減縮製造裝置之方法及相關結構
US8623771B2 (en) Method for fabricating micropattern of semiconductor device
TWI549162B (zh) 半導體儲存裝置之圖案化結構及其製造方法
CN110690117B (zh) 半导体结构及其形成方法
CN109427651B (zh) 半导体结构及其形成方法
KR100953034B1 (ko) 반도체 소자 및 이의 제조 방법
CN111640656B (zh) 半导体器件及其形成方法
CN101847596A (zh) 图案化的方法
JP2010531061A5 (enExample)
KR101087880B1 (ko) 반도체 소자의 제조방법
CN103178019B (zh) 嵌入式闪存的字线的制造方法
KR20090070674A (ko) 반도체 소자의 금속 배선 형성 방법
KR102143431B1 (ko) 불순물 영역 형성 방법 및 반도체 소자의 제조 방법
CN114664727B (zh) 半导体结构的形成方法
CN114373713B (zh) 半导体结构及其形成方法
TWI466181B (zh) 形成具有較小高差之半導體元件導電接觸的方法,形成半導體元件之方法
TWI469269B (zh) 嵌入式快閃記憶體之字元線的製造方法
CN114823300B (zh) 半导体结构的形成方法
CN106328616A (zh) 导体插塞及其制造方法
CN115394718B (zh) 半导体器件及其制造方法
CN113327985B (zh) 一种半导体器件制备方法
CN102543839B (zh) 层间电介质层的平面化方法
CN113725166B (zh) 半导体结构制备方法及半导体结构
CN104425223B (zh) 图形化方法