JP2010524253A - Bgaメッシュ・キャップを有するパッケージ・オン・パッケージ・セキュア・モジュール - Google Patents
Bgaメッシュ・キャップを有するパッケージ・オン・パッケージ・セキュア・モジュール Download PDFInfo
- Publication number
- JP2010524253A JP2010524253A JP2010502987A JP2010502987A JP2010524253A JP 2010524253 A JP2010524253 A JP 2010524253A JP 2010502987 A JP2010502987 A JP 2010502987A JP 2010502987 A JP2010502987 A JP 2010502987A JP 2010524253 A JP2010524253 A JP 2010524253A
- Authority
- JP
- Japan
- Prior art keywords
- package
- bga
- substrate member
- bond
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/57—Protection from inspection, reverse engineering or tampering
- H01L23/576—Protection from inspection, reverse engineering or tampering using active circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/647—Resistive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Storage Device Security (AREA)
- Semiconductor Integrated Circuits (AREA)
- Pinball Game Machines (AREA)
- Wire Bonding (AREA)
Abstract
Description
本出願は、参照により本明細書にその主題が組み込まれている、2007年4月13日に出願した、Steven M.PopeおよびRuben C.Zetaによる「Package-On-Package Secure Module Having Anti-Tamper Mesh In The Substrate Of The Upper Package」という名称の通常の米国特許出願第11/786871号の一部継続出願であり、また、米国特許法120条に基づき、その優先権を主張するものである。
開示する実施形態は、電子コンポーネントおよび無許可アクセスからのデータの安全に関し、より詳細には、売場専用(POS)端末における電子コンポーネントの安全に関する。
18〜21 ボンド・ボール;
39、208 第1の(反不正行為セキュリティ)メッシュ;
50 第2の(反不正行為セキュリティ)メッシュ;
101 FLASHメモリ・デバイス; 102 電池;
103 スマート・カード読取りポート; 104 プリント回路板;
105 キーパッド; 106 不正行為検出スイッチ;
200 セキュア・モジュール; 201 基板部材;
202〜207 ボンド・ボール; 211,212 導電ビア。
Claims (46)
- 基板部材、集積回路チップおよび複数のボンド・ボールのアレイを有する第1のボール・グリッド・アレイ(BGA)パッケージであって、前記複数のボンド・ボールが前記基板部材の第1の面に配置され、前記基板部材が、前記基板部材の前記第1の面とは反対側の第2の面に配置された複数のランドのアレイを備えた第1のボール・グリッド・アレイ(BGA)パッケージと、
基板部材、集積回路チップおよび複数のボンド・ボールのアレイを有する第2のBGAパッケージであって、第2のBGAパッケージの前記複数のボンド・ボールが前記第1のBGAパッケージの前記基板部材の前記複数のランドに固定され、前記基板部材が導体の反不正行為セキュリティ・メッシュを備え、前記反不正行為セキュリティ・メッシュの導体が、第2のBGAパッケージの1つのボンド・ボールを介して前記第1のBGAパッケージの前記集積回路チップに結合された第2のBGAパッケージと
を備えたアセンブリ。 - 前記第2のBGAパッケージの前記基板部材が複数の導電層を備えたプリント回路板であり、前記反不正行為セキュリティ・メッシュが前記複数の導電層のうちの1つの中に導体を包含している、請求項1に記載のアセンブリ。
- 前記第1のBGAパッケージの前記基板部材が複数の導電層を備えたプリント回路板であり、前記第1のBGAパッケージの前記プリント回路板が第2の反不正行為セキュリティ・メッシュを備えた、請求項1に記載のアセンブリ。
- 複数の表面実装パッドを有するプリント回路板をさらに備え、前記第1のBGAパッケージの前記複数のボンド・ボールが前記プリント回路板の第1の面の前記表面実装パッドに固定され、したがって前記第1のBGAパッケージが前記プリント回路板の前記第1の面に固定され、前記プリント回路板が反不正行為セキュリティ・メッシュ層を備え、前記反不正行為セキュリティ・メッシュ層の導体が前記第1のBGAパッケージの前記複数のボンド・ボールのうちの1つに結合された、請求項1に記載のアセンブリ。
- 前記プリント回路板の前記第1の面に固定された表面実装コンポーネントをさらに備えた、請求項4に記載のアセンブリ。
- 複数のキーを有するキーパッドをさらに備え、前記キーパッドが前記プリント回路板の前記第1および第2のBGAパッケージとは反対側の面に配置され、前記プリント回路板の前記反不正行為セキュリティ・メッシュ層が前記キーパッドと前記第1および第2のBGAパッケージの間に配置された、請求項3に記載のアセンブリ。
- 前記アセンブリが売場専用端末である、請求項4に記載のアセンブリ。
- 導電経路が、前記第1のBGAパッケージの集積回路チップから、前記第1のBGAパッケージの基板部材を通り、前記第2のBGAパッケージの第1のボンド・ボールを通って垂直に上に上がり、前記第1のBGAパッケージの前記集積回路チップの上の前記第2のBGAパッケージの前記反不正行為セキュリティ・メッシュを横方向に通過し、前記第2のBGAパッケージの第2のボンド・ボールまで横方向に延び、前記第2のボンド・ボールを通り、かつ、前記第1のBGAパッケージの前記基板部材を通って離散抵抗まで垂直に下に下がっており、前記離散抵抗が前記第1のBGAパッケージの前記基板部材に表面実装された、請求項4に記載のアセンブリ。
- 導電経路が、前記第1のBGAパッケージの集積回路チップから、前記第1のBGAパッケージの基板部材を通り、前記第2のBGAパッケージの第1のボンド・ボールを通って垂直に上に上がり、前記第1のBGAパッケージの前記集積回路チップの上の前記第2のBGAパッケージの前記反不正行為セキュリティ・メッシュを横方向に通過し、前記第2のBGAパッケージの第2のボンド・ボールまで横方向に延び、前記第2のボンド・ボールを通り、かつ、前記第1のBGAパッケージの前記基板部材を通って離散抵抗まで垂直に下に下がっており、前記離散抵抗が前記第2のBGAパッケージの前記基板部材に表面実装された、請求項4に記載のアセンブリ。
- 前記反不正行為セキュリティ・メッシュが電気絶縁された少なくとも一対の導体を備え、前記対の前記導体のうちの第1の導体が、前記第2のBGAパッケージの第1のボンド・ボールを介して前記第1のBGAの前記集積回路チップの第1の端子に結合され、前記対の前記導体のうちの第2の導体が、前記第2のBGAパッケージの第2のボンド・ボールを介して前記第1のBGAの前記集積回路チップの第2の端子に結合された、請求項1に記載のアセンブリ。
- 複数の対のボンド・ボールが前記第1のBGAパッケージの前記集積回路チップを取り囲んでいる反不正行為ピケット・フェンス構造を形成し、個々の対が前記第1のBGAパッケージのボンド・ボールおよび前記第2のBGAパッケージのボンド・ボールを備え、前記ピケット・フェンス構造の実質的に垂直のピケットを形成するために個々の対の前記ボンド・ボールが一体に電気接続された、請求項1に記載のアセンブリ。
- 基板部材を有する第1のキャビティ・ダウン・ボール・グリッド・アレイ(BGA)パッケージであって、不正行為検出論理回路が前記基板部材に固定され、離散抵抗が前記基板部材に表面実装された第1のキャビティ・ダウン・ボール・グリッド・アレイ(BGA)パッケージと、
前記第1のBGAパッケージの前記基板部材に表面実装された第2のキャビティ・ダウンBGAパッケージであって、第2のBGAパッケージが基板部材および複数のボンド・ボールのアレイを備え、第2のBGAパッケージの前記基板部材が第2のBGAパッケージの前記複数のボンド・ボールのうちの特定のボンド・ボールを介して前記不正行為検出論理回路に電気結合された反不正行為セキュリティ・メッシュを備えた第2のキャビティ・ダウンBGAパッケージと
を備えたパッケージ・オン・パッケージ(POP)デバイス。 - 前記POPデバイスがプリント回路板に表面実装され、前記プリント回路板が前記POPデバイスの下の前記プリント回路板の中を延びる第2の反不正行為セキュリティ・メッシュを備え、前記不正行為検出論理回路が前記第1のBGAパッケージの複数のボンド・ボールを介して前記第2の反不正行為セキュリティ・メッシュに結合された、請求項12に記載のPOPデバイス。
- 前記POPデバイスおよび前記プリント回路板が売場専用(POS)端末の一部である、請求項13に記載のPOPデバイス。
- 汎用メモリ・デバイスが前記第2のBGAパッケージの前記基板部材に固定され、前記汎用メモリ・デバイスが主として売場専用端末以外のデバイスに使用されるタイプの汎用メモリ・デバイスであり、前記不正行為検出論理回路が、主として売場専用端末に使用されるタイプの専用集積回路の一部である、請求項12に記載のPOPデバイス。
- 前記離散抵抗が前記反不正行為セキュリティ・メッシュのための終端抵抗である、請求項12に記載のPOPデバイス。
- 前記反不正行為セキュリティ・メッシュが前記第2のBGAパッケージの複数のボンド・ボールの周辺リングを介して延び、したがって複数のボンド・ボールの前記周辺リングがピケット・フェンス・セキュリティ・メッシュ構造を形成する、請求項12に記載のPOPデバイス。
- 前記第1のBGAパッケージの前記基板部材がプリント回路板である、請求項12に記載のPOPデバイス。
- 第2のボール・グリッド・アレイ(BGA)パッケージ中の反不正行為セキュリティ・メッシュを、第1のBGAパッケージ内に取り付けられた集積回路を使用してモニタするステップを含み、前記第2のBGAパッケージが前記第1のBGAパッケージにピギー・バックで取り付けられ、したがって前記第1および第2のBGAパッケージが共にパッケージ・オン・パッケージ・セキュリティ・モジュールを形成している、モニタの方法。
- 前記反不正行為セキュリティ・メッシュが導体を備え、前記導体の第1の末端が前記集積回路に結合され、前記導体の第2の末端が終端抵抗によって終端され、前記終端抵抗が前記第1のBGAパッケージに表面実装される、請求項19に記載の方法。
- 汎用メモリ・デバイスが前記第2のBGAパッケージ内に含まれ、前記汎用メモリ・デバイスが主として売場専用端末以外のデバイスに使用されるタイプの汎用メモリ・デバイスであり、前記第1のBGAパッケージ内に取り付けられる前記集積回路が主として売場専用端末に使用されるタイプの専用集積回路である、請求項19に記載の方法。
- 第2のボール・グリッド・アレイ(BGA)パッケージ中の反不正行為セキュリティ・メッシュを、前記第2のBGAパッケージ内に取り付けられた集積回路を使用してモニタするステップを含み、前記第2のBGAパッケージが第1のBGAパッケージにピギー・バックで取り付けられ、したがって前記第1および第2のBGAパッケージが共にパッケージ・オン・パッケージ・セキュリティ・モジュールを形成する方法。
- 前記第2のBGAパッケージが基板部材を備え、前記反セキュリティ・メッシュが前記基板部材の中に配置された導体の格子である、請求項22に記載の方法。
- 複数の表面実装アタッチメント構造のアレイを第1の面に備え、かつ、複数のランドのアレイを前記第1の面とは反対側の面に備えた第1の表面実装集積回路パッケージと、
基板部材および複数の表面実装アタッチメント構造のアレイを備えたキャビティ・ダウン表面実装集積回路パッケージであって、キャビティ・ダウン表面実装パッケージの前記表面実装アタッチメント構造が、前記第1の表面実装パッケージ上の複数のランドの前記アレイに固定され、前記基板部材がキャビティ・ダウン表面実装集積回路パッケージの前記基板部材を介した前記セキュア・モジュール中へのアクセスを検出するための手段を備えたキャビティ・ダウン表面実装集積回路パッケージと
を備えたセキュア・モジュール。 - 前記手段が反不正行為セキュリティ・メッシュを備え、前記手段が前記第1の表面実装集積回路パッケージ内に配置された集積回路によって駆動およびモニタされる、請求項24に記載のセキュア・モジュール。
- 基板部材および複数のボンド・ボールのアレイを有する第1のボール・グリッド・アレイ(BGA)パッケージであって、前記複数のボンド・ボールが前記基板部材の第1の面に配置され、前記基板部材が、前記基板部材の前記第1の面とは反対側の第2の面に配置された複数のランドのアレイを備えた第1のボール・グリッド・アレイ(BGA)パッケージと、
基板部材、集積回路チップおよび複数のボンド・ボールのアレイを有する第2のBGAパッケージであって、第2のBGAパッケージの前記複数のボンド・ボールが前記第1のBGAパッケージの前記基板部材の前記複数のランドに固定され、前記基板部材が導体の反不正行為セキュリティ・メッシュを備え、前記反不正行為セキュリティ・メッシュの導体が、第2のBGAパッケージの前記集積回路チップに結合された第2のBGAパッケージと
を備えたアセンブリ。 - 第1の基板部材、第1の集積回路チップおよび複数の第1のボンド・ボールのアレイを有する第1のボール・グリッド・アレイ(BGA)パッケージ部分であって、複数の前記第1のボンド・ボールが前記第1の基板部材の第1の面に配置され、前記第1の集積回路チップが前記第1の基板部材の前記第1の面とは反対側の第2の面に固定され、前記第1の基板部材が前記第1の基板部材の前記第2の面に配置された複数の第1のランドのアレイを備えた第1のボール・グリッド・アレイ(BGA)パッケージ部分と、
第2の基板部材、第2の集積回路チップおよび複数の第2のボンド・ボールのアレイを有する第2のBGAパッケージ部分であって、複数の前記第2のボンド・ボールが前記第1のBGAパッケージ部分の前記第1の基板部材の複数の前記第1のランドに固定され、前記第2の集積回路チップが前記第2の基板部材の前記第1の面とは反対側の第2の面に固定され、前記第2の基板部材が前記第2の基板部材の前記第2の面に配置された複数の第2のランドのアレイを備えた第2のBGAパッケージ部分と、
複数の第3のボンド・ボールのアレイおよび第3の基板部材を備えたBGAメッシュ・キャップであって、複数の前記第3のボンド・ボールが前記第2の基板部材に固定され、前記第3の基板部材がどの集積回路チップにも固定されず、その代わりに前記基板部材が導体の反不正行為セキュリティ・メッシュを備え、前記反不正行為セキュリティ・メッシュの導体が前記第1のBGAパッケージ部分の前記第1の集積回路チップに電気結合されたBGAメッシュ・キャップと
を備えたパッケージ・オン・パッケージセキュア・モジュール。 - 前記第1のBGAパッケージ部分が、
前記第1の集積回路チップを覆っている一定量のカプセル封止材と、
前記第1の基板部材の前記第2の面に固定された、実質的にカプセル封止材で覆われていない離散コンデンサと
をさらに備えた、請求項27に記載のパッケージ・オン・パッケージセキュア・モジュール。 - 前記第2のBGAパッケージ部分が、
前記第2の集積回路チップを覆っている一定量のカプセル封止材と、
前記第2の基板部材の前記第2の面に固定された、実質的にカプセル封止材で覆われていない離散コンデンサと
をさらに備えた、請求項27に記載のパッケージ・オン・パッケージセキュア・モジュール。 - 前記第1のBGAパッケージ部分が、
前記第1の基板部材の前記第2の面に固定された離散抵抗であって、離散抵抗の第1の端子が前記第1のBGAパッケージ部分の複数の前記第1のボンド・ボールのうちの第1のボンド・ボールに電気結合され、また、離散抵抗の第2の端子が前記第1のBGAパッケージ部分の複数の前記第1のボンド・ボールのうちの第2のボンド・ボールに電気結合された離散抵抗
をさらに備えた、請求項28に記載のパッケージ・オン・パッケージセキュア・モジュール。 - 前記パッケージ・オン・パッケージセキュア・モジュールがプリント回路板に表面実装され、前記パッケージ・オン・パッケージセキュア・モジュールと前記プリント回路板の上部表面との間に抵抗が配置され、前記抵抗が前記反不正行為セキュリティ・メッシュの前記導体に電気結合された、請求項30に記載のパッケージ・オン・パッケージセキュア・モジュール。
- 前記第1の集積回路チップが不正行為検出論理を備えた、請求項27に記載のパッケージ・オン・パッケージセキュア・モジュール。
- 前記第3の基板部材が導体の層を1つだけ備えた、請求項31に記載のパッケージ・オン・パッケージセキュア・モジュール。
- 複数のボンド・ボールの複数のセットが前記第1および第2の集積回路チップを取り囲んでいる反不正行為ピケット・フェンス構造を形成し、個々のセットが複数の前記第1のボンド・ボールのうちの1つおよび複数の前記第2のボンド・ボールのうちの1つならびに複数の前記第3のボンド・ボールのうちの1つを含み、個々のセットの前記ボンド・ボールが一体に電気接続されて前記ピケット・フェンス構造の実質的に垂直のピケットを形成する、請求項27に記載のパッケージ・オン・パッケージセキュア・モジュール。
- 前記BGAメッシュ・キャップが導体の層を2つしか有していないプリント回路板である、請求項27に記載のパッケージ・オン・パッケージセキュア・モジュール。
- 複数の前記第2のボンド・ボールが、複数の第2のボンド・ボールの外側のリングおよび複数の第2のボンド・ボールの内側のリングを備えるようにアレイ化され、複数の前記第3のボンド・ボールが、複数の第3のボンド・ボールの外側のリングおよび複数の第3のボンド・ボールの内側のリングを備えるようにアレイ化され、前記BGAメッシュ・キャップの前記反不正行為セキュリティ・メッシュの前記導体が、複数の第2のボンド・ボールの前記内側のリングのボンド・ボールのうちの1つを介して、かつ、複数の第3のボンド・ボールの前記内側のリングのボンド・ボールのうちの1つを介して前記第1の集積回路チップに電気結合された、請求項27に記載のパッケージ・オン・パッケージセキュア・モジュール。
- 前記第3の基板部材が、長方形の平らな上部表面、長方形の平らな底部表面および4つの側縁を有し、前記長方形の平らな底部表面が、それぞれ第1の側縁、第2の側縁、第3の側縁および第4の側縁まで延び、複数の前記第3のボンド・ボールが前記長方形の平らな底部表面から延び、前記長方形の平らな上部表面には露出した導体は存在せず、また、前記4つの側縁のいずれにも露出した導体は存在していない、請求項27に記載のパッケージ・オン・パッケージセキュア・モジュール。
- 長方形の平らな上部表面、長方形の平らな底部表面および4つの側縁を有するプリント回路板基板部材であって、前記長方形の平らな底部表面が、それぞれ第1の側縁、第2の側縁、第3の側縁および第4の側縁まで延び、前記長方形の平らな上部表面には露出した導体は存在せず、また、前記4つの側縁のいずれにも露出した導体は存在せず、前記基板部材が導体の反不正行為メッシュを備え、前記基板部材には集積回路チップは固定されていないプリント回路板基板部材と、
前記長方形の平らな底部表面に固定された複数のボンド・ボールであって、ボンド・ボールがない中央空洞を前記長方形の平らな底部表面の下に形成するために複数のボンド・ボールが前記長方形の平らな底部表面の周囲に配置され、複数のボンド・ボールのうちの第1のボンド・ボールが前記反不正行為メッシュの第1の導体に結合され、複数のボンド・ボールのうちの第2のボンド・ボールが前記反不正行為メッシュの第2の導体に結合された複数のボンド・ボールと
を備えたボール・グリッド・アレイ(BGA)セキュア・メッシュ・キャップ。 - 前記複数のボンド・ボールが、複数のボンド・ボールの外側の同心リングおよび複数のボンド・ボールの内側の同心リングを備え、前記複数のボンド・ボールのうちの前記第1のボンド・ボールが複数のボンド・ボールの前記内側の同心リングのボンド・ボールの1つである、請求項38に記載のBGAセキュア・メッシュ・キャップ。
- 前記プリント回路板基板部材が集積回路チップ・アタッチメント構造を有しておらず、前記プリント回路板基板部材の厚さが0.5ミリメートル未満である、請求項38に記載のBGAセキュア・メッシュ・キャップ。
- (a)第2のボール・グリッド・アレイ(BGA)パッケージ部分を第1のBGAパッケージ部分の上に積み重ねるステップであって、前記第2のBGAパッケージ部分が前記第1のBGAパッケージ部分の上にピギー・バックで取り付けられるように積み重ねるステップと、
(b)ボール・グリッド・アレイ(BGA)セキュア・メッシュ・キャップを前記第2のBGAパッケージ部分の上に積み重ねるステップであって、前記BGAセキュア・メッシュ・キャップが基板部材を備え、前記基板部材が、前記基板部材に固定された集積回路チップを備える代わりに、反不正行為セキュリティ・メッシュおよび複数のボンド・ボールを備え、前記反不正行為セキュリティ・メッシュの導体が前記BGAセキュア・メッシュ・キャップのボンド・ボールを介して前記第2のBGAパッケージ部分に電気結合されるように前記BGAセキュア・メッシュ・キャップが前記第2のBGAパッケージ部分の上に積み重ねられるステップと
を含む方法。 - 前記第2のBGAパッケージ部分が基板部材を備え、集積回路チップおよび離散コンデンサが前記第2のBGAパッケージ部分の前記基板部材に固定され、前記方法が、
ステップ(a)および(b)の後、カプセル封止材によって前記集積回路チップが覆われるように、また、前記離散コンデンサの頂部と前記BGAセキュア・メッシュ・キャップの前記基板部材の間には実質的にカプセル封止材が配置されないように一定量のカプセル封止材を提供するステップ
をさらに含む、請求項41に記載の方法。 - 前記第1のBGAパッケージ部分が基板部材を備え、集積回路チップおよび離散コンデンサが前記基板部材に固定され、前記方法が、
ステップ(a)および(b)の後、カプセル封止材によって前記集積回路チップが覆われるように、また、前記離散コンデンサの頂部と前記第2のBGAパッケージ部分の間には実質的にカプセル封止材が配置されないように一定量のカプセル封止材を提供するステップ
をさらに含む、請求項41に記載の方法。 - 前記第1のBGAパッケージ部分の一部として終端抵抗を提供するステップであって、前記終端抵抗の第1の端子が前記第1のBGAパッケージ部分のボンド・ボールに結合されるステップと、
前記第1のBGAパッケージ部分の集積回路チップから、前記BGAセキュア・メッシュ・キャップの前記反不正行為セキュリティ・メッシュの前記導体を通り、前記BGAセキュア・メッシュ・キャップのボンド・ボールを通り、前記第2のBGAパッケージ部分のボンド・ボールを通り、前記第1のBGAパッケージ部分の第2のボンド・ボールを通り、前記第1のBGAパッケージ部分の第1のボンド・ボールを通って前記終端抵抗の前記第1の端子まで導電経路が確立されるよう、前記第1のBGAパッケージ部分の前記第2のボンド・ボールと前記第1の端子の間の電気接続を提供するステップと
をさらに含む、請求項41に記載の方法。 - 前記第1のBGAパッケージ部分の前記基板部材の第1の面に非実装の表面実装アタッチメント・サイトを提供するステップであって、複数のボンド・ボールが前記第1のBGAパッケージ部分の前記基板部材の前記第1の面に取り付けられ、集積回路チップが前記第1のBGAパッケージ部分の前記基板部材の前記第1の面とは反対側の第2の面に固定されるステップ
をさらに含む、請求項15に記載の方法。 - 長方形の平らな上部表面、長方形の平らな底部表面および4つの側縁を有するプリント回路板基板部材を製造するステップであって、前記長方形の平らな底部表面が、それぞれ第1の側縁、第2の側縁、第3の側縁および第4の側縁まで延び、前記長方形の平らな上部表面には露出した導体は存在せず、また、前記4つの側縁のいずれにも露出した導体は存在せず、前記基板部材が集積回路チップ・アタッチメント構造を備えず、前記基板部材の厚さが0.5ミリメートル未満であり、導体の反不正行為セキュリティ・メッシュを備えたステップと、
複数のボンド・ボールを形成するステップであって、前記複数のボンド・ボールが前記基板部材の前記長方形の平らな底部表面に固定され、前記複数のボンド・ボールが前記長方形の平らな底部表面の周辺に配置され、それによりボンド・ボールがない中央空洞が前記長方形の平らな底部表面の下に形成され、前記複数のボンド・ボールのうちの第1のボンド・ボールが前記反不正行為メッシュの第1の導体に電気結合され、前記複数のボンド・ボールのうちの第2のボンド・ボールが前記反不正行為メッシュの第2の導体に電気結合されるステップと
を含む方法。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/786,871 US7923830B2 (en) | 2007-04-13 | 2007-04-13 | Package-on-package secure module having anti-tamper mesh in the substrate of the upper package |
US11/786,871 | 2007-04-13 | ||
US11/800,175 | 2007-05-03 | ||
US11/800,175 US7868441B2 (en) | 2007-04-13 | 2007-05-03 | Package on-package secure module having BGA mesh cap |
PCT/US2007/017755 WO2008127267A1 (en) | 2007-04-13 | 2007-08-10 | Package-on-package secure module having bga mesh cap |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010524253A true JP2010524253A (ja) | 2010-07-15 |
JP5503526B2 JP5503526B2 (ja) | 2014-05-28 |
Family
ID=39852954
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010502987A Expired - Fee Related JP5503526B2 (ja) | 2007-04-13 | 2007-08-10 | Bgaメッシュ・キャップを有するパッケージ・オン・パッケージ・セキュア・モジュール |
Country Status (7)
Country | Link |
---|---|
US (1) | US7868441B2 (ja) |
EP (1) | EP2013907B1 (ja) |
JP (1) | JP5503526B2 (ja) |
KR (1) | KR101394177B1 (ja) |
CN (1) | CN101904002B (ja) |
DE (1) | DE602007013738D1 (ja) |
WO (1) | WO2008127267A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022505555A (ja) * | 2018-10-26 | 2022-01-14 | ナグラビジョン エス アー | ワイヤボンドボールグリッドアレイパッケージ化集積回路チップの保護 |
Families Citing this family (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080278353A1 (en) * | 2007-05-11 | 2008-11-13 | Measurement Specialties, Inc. | Tamper resistant electronic transaction assembly |
US7723998B2 (en) * | 2007-06-12 | 2010-05-25 | Itt Manufacturing Enterprises, Inc. | Integrated circuit protection and detection grid |
EP2220679A4 (en) * | 2007-12-06 | 2014-02-26 | Broadcom Corp | EMBEDDED PACKING SAFETY MANIPULATION MACHINE |
US8064214B2 (en) * | 2008-01-04 | 2011-11-22 | Dialogic Corporation | Press fit passive component |
US8049320B2 (en) * | 2008-02-19 | 2011-11-01 | Texas Instruments Incorporated | Integrated circuit stacked package precursors and stacked packaged devices and systems therefrom |
US7952478B2 (en) * | 2008-07-29 | 2011-05-31 | International Business Machines Corporation | Capacitance-based microchip exploitation detection |
US9003559B2 (en) * | 2008-07-29 | 2015-04-07 | International Business Machines Corporation | Continuity check monitoring for microchip exploitation detection |
FR2935061A1 (fr) | 2008-08-13 | 2010-02-19 | St Microelectronics Rousset | Dispositif de detection d'une attaque d'un circuit integre |
US7891980B2 (en) * | 2008-11-05 | 2011-02-22 | Dialogic Corporation | Interconnect device with discrete in-line components |
WO2010059724A2 (en) * | 2008-11-20 | 2010-05-27 | Qualcomm Incorporated | Capacitor die design for small form factors |
US8089285B2 (en) * | 2009-03-03 | 2012-01-03 | International Business Machines Corporation | Implementing tamper resistant integrated circuit chips |
TWI419283B (zh) * | 2010-02-10 | 2013-12-11 | Advanced Semiconductor Eng | 封裝結構 |
US8797057B2 (en) | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US8637985B2 (en) * | 2011-02-16 | 2014-01-28 | ISC8 Inc. | Anti-tamper wrapper interconnect method and a device |
US8481420B2 (en) * | 2011-03-15 | 2013-07-09 | Stats Chippac Ltd. | Integrated circuit packaging system with lead frame stacking module and method of manufacture thereof |
US8806420B2 (en) | 2011-09-13 | 2014-08-12 | Alcatel Lucent | In-grid on-device decoupling for BGA |
CN104025285B (zh) * | 2011-10-31 | 2017-08-01 | 英特尔公司 | 多管芯封装结构 |
US20130140364A1 (en) * | 2011-12-01 | 2013-06-06 | Magtek, Inc. | Systems and methods for detecting and preventing tampering of card readers |
US9594999B2 (en) | 2012-04-03 | 2017-03-14 | X-Card Holdings, Llc | Information carrying card comprising crosslinked polymer composition, and method of making the same |
US9122968B2 (en) | 2012-04-03 | 2015-09-01 | X-Card Holdings, Llc | Information carrying card comprising a cross-linked polymer composition, and method of making the same |
US9858445B2 (en) | 2012-08-31 | 2018-01-02 | Bluebird Inc. | Mobile terminal provided with security function |
US9456512B2 (en) | 2012-08-31 | 2016-09-27 | Bluebird Inc. | Mobile terminal |
CN102858082B (zh) * | 2012-09-26 | 2015-06-10 | 深圳市九思泰达技术有限公司 | 核心模块安全区防护结构 |
KR101909202B1 (ko) | 2012-10-08 | 2018-10-17 | 삼성전자 주식회사 | 패키지-온-패키지 타입의 패키지 |
US9704829B2 (en) | 2013-03-06 | 2017-07-11 | Win Semiconductor Corp. | Stacked structure of semiconductor chips having via holes and metal bumps |
TWI524487B (zh) * | 2013-03-06 | 2016-03-01 | 穩懋半導體股份有限公司 | 結合基板通孔與金屬凸塊之半導體晶片之製程方法 |
EP2973236B1 (en) | 2013-03-15 | 2019-01-09 | X-Card Holdings, LLC | Methods of making a core layer for an information carrying card, and resulting products |
US8896086B1 (en) * | 2013-05-30 | 2014-11-25 | Freescale Semiconductor, Inc. | System for preventing tampering with integrated circuit |
GB201311834D0 (en) | 2013-07-02 | 2013-08-14 | Qinetiq Ltd | Electronic hardware assembly |
CN103500740B (zh) * | 2013-10-10 | 2017-01-11 | 昆腾微电子股份有限公司 | 抗侵入式攻击的芯片及其制作方法和攻击检测的方法 |
CN103617908B (zh) * | 2013-11-15 | 2015-11-04 | 福建鑫诺通讯技术有限公司 | 支付终端的键盘安全保护装置及方法 |
JP6264023B2 (ja) * | 2013-12-20 | 2018-01-24 | アイシン精機株式会社 | 電子部品の電気接続構造 |
TWI591707B (zh) * | 2014-06-05 | 2017-07-11 | 東琳精密股份有限公司 | 薄型化晶片之封裝結構及其製造方法 |
CN105891651B (zh) * | 2015-01-16 | 2019-12-10 | 恩智浦美国有限公司 | 低功率开路检测系统 |
US9560737B2 (en) | 2015-03-04 | 2017-01-31 | International Business Machines Corporation | Electronic package with heat transfer element(s) |
FR3035267B1 (fr) * | 2015-04-20 | 2018-05-25 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Puce electronique comportant une face arriere protegee |
WO2016175789A1 (en) * | 2015-04-29 | 2016-11-03 | Hewlett Packard Enterprise Development Lp | Physical barrier to inhibit a penetration attack |
US9493083B1 (en) | 2015-06-22 | 2016-11-15 | Delphi Technologies, Inc. | Electrical plug adapter |
US10426037B2 (en) | 2015-07-15 | 2019-09-24 | International Business Machines Corporation | Circuitized structure with 3-dimensional configuration |
US9693459B2 (en) | 2015-07-16 | 2017-06-27 | Delphi Technologies, Inc. | Circuit board assembly and method of manufacturing same |
US9591776B1 (en) | 2015-09-25 | 2017-03-07 | International Business Machines Corporation | Enclosure with inner tamper-respondent sensor(s) |
US10098235B2 (en) | 2015-09-25 | 2018-10-09 | International Business Machines Corporation | Tamper-respondent assemblies with region(s) of increased susceptibility to damage |
US10175064B2 (en) * | 2015-09-25 | 2019-01-08 | International Business Machines Corporation | Circuit boards and electronic packages with embedded tamper-respondent sensor |
US9578764B1 (en) | 2015-09-25 | 2017-02-21 | International Business Machines Corporation | Enclosure with inner tamper-respondent sensor(s) and physical security element(s) |
US9924591B2 (en) | 2015-09-25 | 2018-03-20 | International Business Machines Corporation | Tamper-respondent assemblies |
US9911012B2 (en) | 2015-09-25 | 2018-03-06 | International Business Machines Corporation | Overlapping, discrete tamper-respondent sensors |
US10172239B2 (en) | 2015-09-25 | 2019-01-01 | International Business Machines Corporation | Tamper-respondent sensors with formed flexible layer(s) |
US9894749B2 (en) | 2015-09-25 | 2018-02-13 | International Business Machines Corporation | Tamper-respondent assemblies with bond protection |
US10143090B2 (en) | 2015-10-19 | 2018-11-27 | International Business Machines Corporation | Circuit layouts of tamper-respondent sensors |
US9978231B2 (en) | 2015-10-21 | 2018-05-22 | International Business Machines Corporation | Tamper-respondent assembly with protective wrap(s) over tamper-respondent sensor(s) |
US9913389B2 (en) | 2015-12-01 | 2018-03-06 | International Business Corporation Corporation | Tamper-respondent assembly with vent structure |
US9455233B1 (en) | 2015-12-02 | 2016-09-27 | Freescale Semiconductor, Inc. | System for preventing tampering with integrated circuit |
US9555606B1 (en) | 2015-12-09 | 2017-01-31 | International Business Machines Corporation | Applying pressure to adhesive using CTE mismatch between components |
US10327343B2 (en) | 2015-12-09 | 2019-06-18 | International Business Machines Corporation | Applying pressure to adhesive using CTE mismatch between components |
US9721880B2 (en) * | 2015-12-15 | 2017-08-01 | Intel Corporation | Integrated circuit package structures |
US9554477B1 (en) | 2015-12-18 | 2017-01-24 | International Business Machines Corporation | Tamper-respondent assemblies with enclosure-to-board protection |
CN105405817B (zh) * | 2015-12-30 | 2018-05-25 | 朝阳无线电元件有限责任公司 | 一种陶封轴向二极管的制造方法 |
US9916744B2 (en) | 2016-02-25 | 2018-03-13 | International Business Machines Corporation | Multi-layer stack with embedded tamper-detect protection |
US9904811B2 (en) | 2016-04-27 | 2018-02-27 | International Business Machines Corporation | Tamper-proof electronic packages with two-phase dielectric fluid |
US9881880B2 (en) | 2016-05-13 | 2018-01-30 | International Business Machines Corporation | Tamper-proof electronic packages with stressed glass component substrate(s) |
US9913370B2 (en) | 2016-05-13 | 2018-03-06 | International Business Machines Corporation | Tamper-proof electronic packages formed with stressed glass |
US9858776B1 (en) | 2016-06-28 | 2018-01-02 | International Business Machines Corporation | Tamper-respondent assembly with nonlinearity monitoring |
US10321589B2 (en) | 2016-09-19 | 2019-06-11 | International Business Machines Corporation | Tamper-respondent assembly with sensor connection adapter |
US10299372B2 (en) | 2016-09-26 | 2019-05-21 | International Business Machines Corporation | Vented tamper-respondent assemblies |
US10271424B2 (en) | 2016-09-26 | 2019-04-23 | International Business Machines Corporation | Tamper-respondent assemblies with in situ vent structure(s) |
US10621351B2 (en) | 2016-11-01 | 2020-04-14 | Raptor Engineering, LLC. | Systems and methods for tamper-resistant verification of firmware with a trusted platform module |
US9999124B2 (en) | 2016-11-02 | 2018-06-12 | International Business Machines Corporation | Tamper-respondent assemblies with trace regions of increased susceptibility to breaking |
US10327329B2 (en) | 2017-02-13 | 2019-06-18 | International Business Machines Corporation | Tamper-respondent assembly with flexible tamper-detect sensor(s) overlying in-situ-formed tamper-detect sensor |
CN111095534B (zh) * | 2017-09-15 | 2024-07-02 | 密码研究公司 | 背面网格连接的封装技术 |
US10636749B2 (en) * | 2017-11-14 | 2020-04-28 | Intel Corporation | Semiconductor package substrate support structures for ball-grid array cavities, and methods of assembling same |
US10306753B1 (en) | 2018-02-22 | 2019-05-28 | International Business Machines Corporation | Enclosure-to-board interface with tamper-detect circuit(s) |
WO2019173455A1 (en) | 2018-03-07 | 2019-09-12 | X-Card Holdings, Llc | Metal card |
US11122682B2 (en) | 2018-04-04 | 2021-09-14 | International Business Machines Corporation | Tamper-respondent sensors with liquid crystal polymer layers |
US10770410B2 (en) * | 2018-08-03 | 2020-09-08 | Arm Limited | Circuit alteration detection in integrated circuits |
US11205625B2 (en) | 2019-04-12 | 2021-12-21 | Invensas Bonding Technologies, Inc. | Wafer-level bonding of obstructive elements |
US11610846B2 (en) * | 2019-04-12 | 2023-03-21 | Adeia Semiconductor Bonding Technologies Inc. | Protective elements for bonded structures including an obstructive element |
US11373963B2 (en) | 2019-04-12 | 2022-06-28 | Invensas Bonding Technologies, Inc. | Protective elements for bonded structures |
US11385278B2 (en) | 2019-05-23 | 2022-07-12 | Invensas Bonding Technologies, Inc. | Security circuitry for bonded structures |
US11049822B1 (en) | 2019-12-20 | 2021-06-29 | Capital One Services, Llc | Systems and methods for the use of fraud prevention fluid to prevent chip fraud |
US10888940B1 (en) | 2019-12-20 | 2021-01-12 | Capital One Services, Llc | Systems and methods for saw tooth milling to prevent chip fraud |
US10977539B1 (en) | 2019-12-20 | 2021-04-13 | Capital One Services, Llc | Systems and methods for use of capacitive member to prevent chip fraud |
US10810475B1 (en) | 2019-12-20 | 2020-10-20 | Capital One Services, Llc | Systems and methods for overmolding a card to prevent chip fraud |
US10817768B1 (en) | 2019-12-20 | 2020-10-27 | Capital One Services, Llc | Systems and methods for preventing chip fraud by inserts in chip pocket |
US11715103B2 (en) | 2020-08-12 | 2023-08-01 | Capital One Services, Llc | Systems and methods for chip-based identity verification and transaction authentication |
WO2022066976A1 (en) * | 2020-09-24 | 2022-03-31 | Sumup Inc. | Secure cover with tamper resistant landing area |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001223297A (ja) * | 1999-11-30 | 2001-08-17 | Fujitsu Ltd | 半導体装置及び半導体装置の製造方法及び半導体装置の積層方法 |
US6646565B1 (en) * | 2000-06-01 | 2003-11-11 | Hewlett-Packard Development Company, L.P. | Point of sale (POS) terminal security system |
US20060231633A1 (en) * | 2005-04-14 | 2006-10-19 | International Business Machines Corporation | Method and structure for implementing secure multichip modules for encryption applications |
US20070018334A1 (en) * | 2005-07-21 | 2007-01-25 | Alain Peytavy | Security method for data protection |
JP2008537333A (ja) * | 2005-04-18 | 2008-09-11 | フリースケール セミコンダクター インコーポレイテッド | 集積回路の他の集積回路への積層構造 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5389738A (en) | 1992-05-04 | 1995-02-14 | Motorola, Inc. | Tamperproof arrangement for an integrated circuit device |
US5783870A (en) * | 1995-03-16 | 1998-07-21 | National Semiconductor Corporation | Method for connecting packages of a stacked ball grid array structure |
US5956576A (en) * | 1996-09-13 | 1999-09-21 | International Business Machines Corporation | Enhanced protection of semiconductors with dual surface seal |
US5861662A (en) * | 1997-02-24 | 1999-01-19 | General Instrument Corporation | Anti-tamper bond wire shield for an integrated circuit |
JP2002543621A (ja) * | 1999-05-03 | 2002-12-17 | インフィネオン テクノロジース アクチエンゲゼルシャフト | 多次元に積層されたチップステープルを保安するための方法および装置 |
US7005733B2 (en) * | 1999-12-30 | 2006-02-28 | Koemmerling Oliver | Anti tamper encapsulation for an integrated circuit |
US7054162B2 (en) * | 2000-02-14 | 2006-05-30 | Safenet, Inc. | Security module system, apparatus and process |
US20020127771A1 (en) * | 2001-03-12 | 2002-09-12 | Salman Akram | Multiple die package |
US7065656B2 (en) * | 2001-07-03 | 2006-06-20 | Hewlett-Packard Development Company, L.P. | Tamper-evident/tamper-resistant electronic components |
JP2003100947A (ja) * | 2001-09-20 | 2003-04-04 | Mitsubishi Electric Corp | 半導体装置及び半導体装置モジュール |
US7053476B2 (en) * | 2002-09-17 | 2006-05-30 | Chippac, Inc. | Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages |
ATE460734T1 (de) * | 2002-12-18 | 2010-03-15 | Nxp Bv | Betrugssichere verpackung |
US7126829B1 (en) * | 2004-02-09 | 2006-10-24 | Pericom Semiconductor Corp. | Adapter board for stacking Ball-Grid-Array (BGA) chips |
US7343496B1 (en) | 2004-08-13 | 2008-03-11 | Zilog, Inc. | Secure transaction microcontroller with secure boot loader |
US8074082B2 (en) * | 2004-10-08 | 2011-12-06 | Aprolase Development Co., Llc | Anti-tamper module |
US7703201B2 (en) * | 2004-10-25 | 2010-04-27 | International Business Machines Corporation | Method of embedding tamper proof layers and discrete components into printed circuit board stack-up |
TWI442520B (zh) * | 2005-03-31 | 2014-06-21 | Stats Chippac Ltd | 具有晶片尺寸型封裝及第二基底及在上側與下側包含暴露基底表面之半導體組件 |
KR100618892B1 (ko) | 2005-04-13 | 2006-09-01 | 삼성전자주식회사 | 와이어 본딩을 통해 팬 아웃 구조를 달성하는 반도체패키지 |
US7745865B2 (en) * | 2005-07-20 | 2010-06-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Devices and methods for preventing capacitor leakage |
US7788801B2 (en) * | 2005-07-27 | 2010-09-07 | International Business Machines Corporation | Method for manufacturing a tamper-proof cap for an electronic module |
-
2007
- 2007-05-03 US US11/800,175 patent/US7868441B2/en not_active Expired - Fee Related
- 2007-08-10 JP JP2010502987A patent/JP5503526B2/ja not_active Expired - Fee Related
- 2007-08-10 WO PCT/US2007/017755 patent/WO2008127267A1/en active Application Filing
- 2007-08-10 KR KR1020097021329A patent/KR101394177B1/ko active IP Right Grant
- 2007-08-10 EP EP07836686A patent/EP2013907B1/en not_active Expired - Fee Related
- 2007-08-10 CN CN2007800525690A patent/CN101904002B/zh not_active Expired - Fee Related
- 2007-08-10 DE DE602007013738T patent/DE602007013738D1/de active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001223297A (ja) * | 1999-11-30 | 2001-08-17 | Fujitsu Ltd | 半導体装置及び半導体装置の製造方法及び半導体装置の積層方法 |
US6646565B1 (en) * | 2000-06-01 | 2003-11-11 | Hewlett-Packard Development Company, L.P. | Point of sale (POS) terminal security system |
US20060231633A1 (en) * | 2005-04-14 | 2006-10-19 | International Business Machines Corporation | Method and structure for implementing secure multichip modules for encryption applications |
JP2008537333A (ja) * | 2005-04-18 | 2008-09-11 | フリースケール セミコンダクター インコーポレイテッド | 集積回路の他の集積回路への積層構造 |
US20070018334A1 (en) * | 2005-07-21 | 2007-01-25 | Alain Peytavy | Security method for data protection |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022505555A (ja) * | 2018-10-26 | 2022-01-14 | ナグラビジョン エス アー | ワイヤボンドボールグリッドアレイパッケージ化集積回路チップの保護 |
JP7407811B2 (ja) | 2018-10-26 | 2024-01-04 | ナグラビジョン エス アー | ワイヤボンドボールグリッドアレイパッケージ化集積回路チップの保護 |
Also Published As
Publication number | Publication date |
---|---|
KR20090130046A (ko) | 2009-12-17 |
US7868441B2 (en) | 2011-01-11 |
EP2013907A4 (en) | 2009-07-29 |
CN101904002A (zh) | 2010-12-01 |
EP2013907A1 (en) | 2009-01-14 |
EP2013907B1 (en) | 2011-04-06 |
KR101394177B1 (ko) | 2014-05-14 |
DE602007013738D1 (de) | 2011-05-19 |
WO2008127267A1 (en) | 2008-10-23 |
US20080251906A1 (en) | 2008-10-16 |
JP5503526B2 (ja) | 2014-05-28 |
CN101904002B (zh) | 2013-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5503526B2 (ja) | Bgaメッシュ・キャップを有するパッケージ・オン・パッケージ・セキュア・モジュール | |
US7923830B2 (en) | Package-on-package secure module having anti-tamper mesh in the substrate of the upper package | |
JP3717937B2 (ja) | 多重半導体ダイを搭載したパッケージ | |
US7402442B2 (en) | Physically highly secure multi-chip assembly | |
US7615416B1 (en) | Secure package with anti-tamper peripheral guard ring | |
US8890298B2 (en) | Embedded package security tamper mesh | |
US6528408B2 (en) | Method for bumped die and wire bonded board-on-chip package | |
US7054162B2 (en) | Security module system, apparatus and process | |
US20120256305A1 (en) | Integrated Circuit Package Security Fence | |
JP2003282791A (ja) | 接触型センサ内蔵半導体装置及びその製造方法 | |
US9620462B2 (en) | Integrated circuit package having surface-mount blocking elements | |
KR20120032793A (ko) | 반도체 칩 패키지 | |
US20130206843A1 (en) | Integrated circuit package | |
CN117727698A (zh) | 防拆芯片和电子设备 | |
JPH10255013A (ja) | 情報記録カード | |
JP2004326975A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100730 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121019 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121030 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130130 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130723 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130926 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140311 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140314 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5503526 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |