JP2010219514A - 層間接続基板形成方法 - Google Patents
層間接続基板形成方法 Download PDFInfo
- Publication number
- JP2010219514A JP2010219514A JP2010032274A JP2010032274A JP2010219514A JP 2010219514 A JP2010219514 A JP 2010219514A JP 2010032274 A JP2010032274 A JP 2010032274A JP 2010032274 A JP2010032274 A JP 2010032274A JP 2010219514 A JP2010219514 A JP 2010219514A
- Authority
- JP
- Japan
- Prior art keywords
- unit cells
- unit cell
- interlayer connection
- connection substrate
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/142—Arrangements of planar printed circuit boards in the same plane, e.g. auxiliary printed circuit insert mounted in a main printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0286—Programmable, customizable or modifiable circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/368—Assembling printed circuits with other printed circuits parallel to each other
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09963—Programming circuit by using small elements, e.g. small PCBs
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Abstract
【解決手段】仕分けされ配向された後、単位セルは、出力部44を介して、画像転写装置50へ送出され、画像転写装置50は、画像書き込み装置70を備え、層間接続基板の各層に対して単位セルを送出するために用いる所望の回路パターンを有する。プラテン60上の所望の回路パターンへ送出されると、単位セル30は後処理装置80によって処理される。この処理は、少なくとも一次元で単位セルを共に圧縮し、単位セルを焼結又は加熱して絶縁体材料を架橋することを含む。単位セルを共に圧縮するために、他の単位セル上の導電線に対向する導電線を有する一つの単位セルを取り出す。これら二つの単位セルが共に加圧され、次に加熱され、良好な電気的接続を形成し、層間接続基板を実装する。
【選択図】図1
Description
Claims (4)
- 層間接続基板を形成する方法であって、
少なくとも2つの単位セルを提供し、
所望の回路パターンを形成するように前記単位セルを配列し、
前記所望の回路パターンを有する前記層間接続基板を形成するように前記単位セルを連結する、
ことを含む層間接続基板形成方法。 - 前記単位セルを配列することが、電界の操作、磁場の操作、及び、ディジタル式の加熱器、ディジタル式の半田溶融、レーザ式のピックアンドプレイス、及び接着剤を用いるマイクロ・ピック・プレイスなどの界面エネルギの操作の一つを含む、請求項1に記載の層間接続基板形成方法。
- 前記二つの単位セルを連結することが、溶着、焼結、メッキ、導電線の自己アセンブリ、前記単位セルが存在している基板を収縮させること、前記単位セルを膨張させること、及び前記単位セルを接続するために導電線を印刷することの一つを含む、請求項1に記載の層間接続基板形成方法。
- 前記単位セルを提供することが、プリントエンジンを用いて前記単位セルを送出することを含む、請求項1に記載の層間接続基板形成方法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/404,294 US8283566B2 (en) | 2009-03-14 | 2009-03-14 | Printed circuit boards by massive parallel assembly |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2010219514A true JP2010219514A (ja) | 2010-09-30 |
Family
ID=42244099
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010032274A Pending JP2010219514A (ja) | 2009-03-14 | 2010-02-17 | 層間接続基板形成方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US8283566B2 (ja) |
EP (1) | EP2229042B1 (ja) |
JP (1) | JP2010219514A (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9305807B2 (en) | 2014-02-27 | 2016-04-05 | Palo Alto Research Center Incorporated | Fabrication method for microelectronic components and microchip inks used in electrostatic assembly |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01312669A (ja) * | 1988-06-13 | 1989-12-18 | Matsushita Electric Ind Co Ltd | 設計支援装置とプリント基板自動配置装置 |
JPH05145006A (ja) * | 1991-05-03 | 1993-06-11 | Internatl Business Mach Corp <Ibm> | モジユール式多層相互配線構造体 |
JPH05267559A (ja) * | 1992-03-19 | 1993-10-15 | Hitachi Ltd | 半導体装置とその製造方法 |
JPH07202435A (ja) * | 1993-12-28 | 1995-08-04 | Fujikura Ltd | 多層プリント配線板の製造方法 |
JPH088392A (ja) * | 1994-06-20 | 1996-01-12 | Fujitsu Ltd | 半導体装置及びその製造方法 |
JP2003101245A (ja) * | 2001-09-25 | 2003-04-04 | Ind Technol Res Inst | 積層回路の形成方法および形成装置 |
US20060128057A1 (en) * | 2004-12-14 | 2006-06-15 | Palo Alto Research Center, Inc. | Xerographic micro-assembler |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL136808C (ja) | 1965-05-07 | |||
GB1328185A (en) * | 1972-02-02 | 1973-08-30 | Larionov I N | Method of joining electrically conducting bodies |
US4542397A (en) * | 1984-04-12 | 1985-09-17 | Xerox Corporation | Self aligning small scale integrated circuit semiconductor chips to form large area arrays |
US5464984A (en) * | 1985-12-11 | 1995-11-07 | General Imaging Corporation | X-ray imaging system and solid state detector therefor |
US4668333A (en) * | 1985-12-13 | 1987-05-26 | Xerox Corporation | Image sensor array for assembly with like arrays to form a longer array |
US6379998B1 (en) * | 1986-03-12 | 2002-04-30 | Hitachi, Ltd. | Semiconductor device and method for fabricating the same |
US4990462A (en) * | 1989-04-12 | 1991-02-05 | Advanced Micro Devices, Inc. | Method for coplanar integration of semiconductor ic devices |
US5298685A (en) * | 1990-10-30 | 1994-03-29 | International Business Machines Corporation | Interconnection method and structure for organic circuit boards |
GB9115789D0 (en) | 1991-07-22 | 1991-09-04 | Lektro Designs Limited | Teaching kit |
US5742086A (en) * | 1994-11-02 | 1998-04-21 | Lsi Logic Corporation | Hexagonal DRAM array |
US6343940B1 (en) * | 2000-06-19 | 2002-02-05 | Advantest Corp | Contact structure and assembly mechanism thereof |
US7080444B1 (en) * | 2002-02-28 | 2006-07-25 | Alien Technology Corporation | Apparatus for forming an electronic assembly |
US20080144299A1 (en) | 2004-07-15 | 2008-06-19 | Redmond Frank E | Systems for and methods of circuit construction |
WO2006104935A2 (en) * | 2005-03-28 | 2006-10-05 | Goldeneye,Inc. | Light emitting diodes and methods of fabrication |
US20100170086A1 (en) * | 2006-11-03 | 2010-07-08 | Agency For Science, Technology And Research | Device, unit, system and method for the magnetically-assisted assembling of chip-scale, and nano and micro-scale components onto a substrate |
DE202008004866U1 (de) | 2008-04-09 | 2008-06-12 | Mitzner, Oliver | Elektronik-Modulsystem zum Bau von elektronischen Geräten |
-
2009
- 2009-03-14 US US12/404,294 patent/US8283566B2/en active Active
-
2010
- 2010-02-17 JP JP2010032274A patent/JP2010219514A/ja active Pending
- 2010-03-11 EP EP10156255.1A patent/EP2229042B1/en active Active
-
2012
- 2012-08-09 US US13/571,252 patent/US9961771B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01312669A (ja) * | 1988-06-13 | 1989-12-18 | Matsushita Electric Ind Co Ltd | 設計支援装置とプリント基板自動配置装置 |
JPH05145006A (ja) * | 1991-05-03 | 1993-06-11 | Internatl Business Mach Corp <Ibm> | モジユール式多層相互配線構造体 |
JPH05267559A (ja) * | 1992-03-19 | 1993-10-15 | Hitachi Ltd | 半導体装置とその製造方法 |
JPH07202435A (ja) * | 1993-12-28 | 1995-08-04 | Fujikura Ltd | 多層プリント配線板の製造方法 |
JPH088392A (ja) * | 1994-06-20 | 1996-01-12 | Fujitsu Ltd | 半導体装置及びその製造方法 |
JP2003101245A (ja) * | 2001-09-25 | 2003-04-04 | Ind Technol Res Inst | 積層回路の形成方法および形成装置 |
US20060128057A1 (en) * | 2004-12-14 | 2006-06-15 | Palo Alto Research Center, Inc. | Xerographic micro-assembler |
Also Published As
Publication number | Publication date |
---|---|
US9961771B2 (en) | 2018-05-01 |
US20120297618A1 (en) | 2012-11-29 |
US20100230139A1 (en) | 2010-09-16 |
US8283566B2 (en) | 2012-10-09 |
EP2229042A2 (en) | 2010-09-15 |
EP2229042B1 (en) | 2013-05-15 |
EP2229042A3 (en) | 2011-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101128091B (zh) | 元件嵌入式多层印刷线路板及其制造方法 | |
TWI579978B (zh) | 多層電子支撐結構及其製造方法 | |
JP4617978B2 (ja) | 配線基板の製造方法 | |
US7370410B2 (en) | Method of manufacturing a device, device, non-contact type card medium, and electronic equipment | |
US20010053068A1 (en) | Electronic circuit device | |
JP2004506309A (ja) | モールドされた電子パッケージ、製作方法およびシールディング方法 | |
JP2014239200A (ja) | 新規な終端部およびチップと基板との間の連結部 | |
CN1717147B (zh) | 柔性布线基板及制法、配芯片的柔性布线基板及电子设备 | |
US10342126B2 (en) | Electronic device having a liquid crystal polymer solder mask and related devices | |
US8327534B2 (en) | Method of fabricating printed circuit board assembly | |
KR20120108952A (ko) | 회로 기판의 제조 방법 및 전자 장치의 제조 방법 | |
US9041171B2 (en) | Programmable interposer with conductive particles | |
CN109075130B (zh) | 中间连接器、包括中间连接器的半导体装置和制造中间连接器的方法 | |
JP2004186645A (ja) | 回路基板およびその製造方法 | |
WO2008050521A1 (fr) | Dispositif de circuit électronique tridimensionnel | |
US7728234B2 (en) | Coreless thin substrate with embedded circuits in dielectric layers and method for manufacturing the same | |
US20060054351A1 (en) | Substrate structure, a method and an arrangement for producing such substrate structure | |
JP2017157739A (ja) | 電子部品付き配線板の製造方法 | |
JP2010219514A (ja) | 層間接続基板形成方法 | |
US8308887B2 (en) | Via hole forming method using electrophotographic printing method | |
JP2010211997A (ja) | 電気接続部品 | |
JPH0714628A (ja) | インターコネクターおよび配線板 | |
JP5257518B2 (ja) | 基板製造方法および樹脂基板 | |
US7312142B2 (en) | Method for making cable with a conductive bump array, and method for connecting the cable to a task object | |
US11575056B1 (en) | Repairing a solar cell bonded on a flexible circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130218 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131119 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140214 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140701 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20141030 |
|
A911 | Transfer of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20141110 |
|
A912 | Removal of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20150220 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150929 |