JP2010016233A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2010016233A JP2010016233A JP2008175720A JP2008175720A JP2010016233A JP 2010016233 A JP2010016233 A JP 2010016233A JP 2008175720 A JP2008175720 A JP 2008175720A JP 2008175720 A JP2008175720 A JP 2008175720A JP 2010016233 A JP2010016233 A JP 2010016233A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- manufacturing
- pad region
- gas
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/701—Tape-automated bond [TAB] connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/934—Cross-sectional shape, i.e. in side view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/981—Auxiliary members, e.g. spacers
- H10W72/983—Reinforcing structures, e.g. collars
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008175720A JP2010016233A (ja) | 2008-07-04 | 2008-07-04 | 半導体装置の製造方法 |
| KR1020090060270A KR101049383B1 (ko) | 2008-07-04 | 2009-07-02 | 반도체 장치의 제조 방법 |
| TW098122555A TW201013776A (en) | 2008-07-04 | 2009-07-03 | A manufacturing method of a semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008175720A JP2010016233A (ja) | 2008-07-04 | 2008-07-04 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010016233A true JP2010016233A (ja) | 2010-01-21 |
| JP2010016233A5 JP2010016233A5 (https=) | 2011-06-30 |
Family
ID=41702053
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008175720A Withdrawn JP2010016233A (ja) | 2008-07-04 | 2008-07-04 | 半導体装置の製造方法 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP2010016233A (https=) |
| KR (1) | KR101049383B1 (https=) |
| TW (1) | TW201013776A (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015146023A1 (ja) * | 2014-03-25 | 2015-10-01 | 株式会社Joled | エッチング方法、および、これを用いた有機el表示パネルの製造方法 |
| JP2016122801A (ja) * | 2014-12-25 | 2016-07-07 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI794238B (zh) * | 2017-07-13 | 2023-03-01 | 荷蘭商Asm智慧財產控股公司 | 於單一加工腔室中自半導體膜移除氧化物及碳之裝置及方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100805695B1 (ko) * | 2005-08-17 | 2008-02-21 | 주식회사 하이닉스반도체 | 메탈퓨즈를 구비한 반도체소자의 제조 방법 |
| KR20070105827A (ko) * | 2006-04-27 | 2007-10-31 | 주식회사 하이닉스반도체 | 리페어 퓨즈를 구비한 반도체 소자의 제조 방법 |
-
2008
- 2008-07-04 JP JP2008175720A patent/JP2010016233A/ja not_active Withdrawn
-
2009
- 2009-07-02 KR KR1020090060270A patent/KR101049383B1/ko not_active Expired - Fee Related
- 2009-07-03 TW TW098122555A patent/TW201013776A/zh unknown
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015146023A1 (ja) * | 2014-03-25 | 2015-10-01 | 株式会社Joled | エッチング方法、および、これを用いた有機el表示パネルの製造方法 |
| JP2016122801A (ja) * | 2014-12-25 | 2016-07-07 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR101049383B1 (ko) | 2011-07-14 |
| KR20100004879A (ko) | 2010-01-13 |
| TW201013776A (en) | 2010-04-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010016233A (ja) | 半導体装置の製造方法 | |
| CN106783894B (zh) | 一种阵列基板及其制备方法 | |
| TW201901896A (zh) | 半導體元件以及其製造方法 | |
| JP2004111950A (ja) | デュアルダマシン工程 | |
| US7682957B2 (en) | Method of forming pad and fuse in semiconductor device | |
| KR100455503B1 (ko) | 반도체 소자의 콘택홀 세정 방법 | |
| KR100297889B1 (ko) | 금속 배선 패턴 형성시 포토레지스트 제거 방법 | |
| KR20070005961A (ko) | 반도체 장치에서 금속 배선 형성 방법. | |
| US7538037B2 (en) | Method for manufacturing semiconductor device | |
| JP2010016233A5 (https=) | ||
| JP4380414B2 (ja) | 半導体装置の製造方法 | |
| KR100836697B1 (ko) | 플라스마 식각 방법 | |
| TWI278063B (en) | Method for fabricating metal line in semiconductor device | |
| TW201304056A (zh) | 半導體裝置內開口之形成方法 | |
| US7655562B2 (en) | Method of manufacturing semiconductor memory device | |
| KR100613573B1 (ko) | 반도체 소자의 제조방법 | |
| KR100424657B1 (ko) | 퓨즈 형성 방법 | |
| KR100796180B1 (ko) | 반도체 장치의 형성 방법 | |
| KR0172719B1 (ko) | 반도체 소자의 캐패시터 패턴 형성 방법 | |
| JP5276824B2 (ja) | 半導体装置の製造方法 | |
| KR100755073B1 (ko) | 반도체 소자의 콘택 홀 형성 방법 | |
| KR20010038766A (ko) | 반도체 소자의 콘택홀 형성방법 | |
| KR20240040525A (ko) | 기판 처리 방법 | |
| TW202512291A (zh) | 基板處理方法 | |
| KR20000033379A (ko) | 금속 배선 형성 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110511 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110511 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110516 |
|
| A761 | Written withdrawal of application |
Free format text: JAPANESE INTERMEDIATE CODE: A761 Effective date: 20130322 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110511 |