JP2009534895A5 - - Google Patents

Download PDF

Info

Publication number
JP2009534895A5
JP2009534895A5 JP2009505948A JP2009505948A JP2009534895A5 JP 2009534895 A5 JP2009534895 A5 JP 2009534895A5 JP 2009505948 A JP2009505948 A JP 2009505948A JP 2009505948 A JP2009505948 A JP 2009505948A JP 2009534895 A5 JP2009534895 A5 JP 2009534895A5
Authority
JP
Japan
Prior art keywords
error detection
detection code
crc error
data
calculation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
JP2009505948A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009534895A (ja
Filing date
Publication date
Priority claimed from GBGB0607976.8A external-priority patent/GB0607976D0/en
Application filed filed Critical
Publication of JP2009534895A publication Critical patent/JP2009534895A/ja
Publication of JP2009534895A5 publication Critical patent/JP2009534895A5/ja
Abandoned legal-status Critical Current

Links

JP2009505948A 2006-04-22 2007-04-13 Ｃｒｃエラー検出装置およびｃｒｃエラー検出コード計算方法 Abandoned JP2009534895A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0607976.8A GB0607976D0 (en) 2006-04-22 2006-04-22 Apparatus and method for computing an error detection code
PCT/GB2007/001371 WO2007122384A1 (en) 2006-04-22 2007-04-13 Configurable parallel computation of cyclic redundancy check (crc) codes

Publications (2)

Publication Number Publication Date
JP2009534895A JP2009534895A (ja) 2009-09-24
JP2009534895A5 true JP2009534895A5 (enExample) 2010-06-03

Family

ID=36581070

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009505948A Abandoned JP2009534895A (ja) 2006-04-22 2007-04-13 Ｃｒｃエラー検出装置およびｃｒｃエラー検出コード計算方法

Country Status (10)

Country Link
US (1) US8321751B2 (enExample)
EP (1) EP2013975B1 (enExample)
JP (1) JP2009534895A (enExample)
KR (1) KR20090008263A (enExample)
CN (1) CN101461140A (enExample)
AT (1) ATE531129T1 (enExample)
GB (1) GB0607976D0 (enExample)
IL (1) IL194807A0 (enExample)
RU (1) RU2008145087A (enExample)
WO (1) WO2007122384A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8161365B1 (en) * 2009-01-30 2012-04-17 Xilinx, Inc. Cyclic redundancy check generator
CN101702639B (zh) * 2009-11-23 2012-12-19 成都市华为赛门铁克科技有限公司 循环冗余校验的校验值计算方法及装置
CN101795175B (zh) * 2010-02-23 2014-03-19 中兴通讯股份有限公司 数据的校验处理方法及装置
CN101847999B (zh) * 2010-05-28 2012-10-10 清华大学 一种用循环冗余校验码进行并行校验的方法
CN102546089B (zh) * 2011-01-04 2014-07-16 中兴通讯股份有限公司 循环冗余校验crc码的实现方法及装置
CN102891685B (zh) * 2012-09-18 2018-06-22 国核自仪系统工程有限公司 基于fpga的并行循环冗余校验运算电路
CN105099466B (zh) * 2015-08-17 2018-04-17 中国航天科技集团公司第九研究院第七七一研究所 一种用于128位并行数据的crc校验矩阵生成方法
US10838799B2 (en) * 2018-08-20 2020-11-17 Micron Technology, Inc. Parallel error calculation
JP6807113B2 (ja) * 2019-06-07 2021-01-06 ソナス株式会社 通信システム、通信方法及び通信装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4712215A (en) * 1985-12-02 1987-12-08 Advanced Micro Devices, Inc. CRC calculation machine for separate calculation of checkbits for the header packet and data packet
JPH0795096A (ja) * 1993-09-20 1995-04-07 Fujitsu Ltd プログラマブル並列ｃｒｃ生成装置
JP3256517B2 (ja) * 1999-04-06 2002-02-12 インターナショナル・ビジネス・マシーンズ・コーポレーション 符号化回路、回路、パリティ生成方法及び記憶媒体
US6631488B1 (en) * 2000-06-30 2003-10-07 Agilent Technologies, Inc. Configurable error detection and correction engine that has a specialized instruction set tailored for error detection and correction tasks
US7171604B2 (en) * 2003-12-30 2007-01-30 Intel Corporation Method and apparatus for calculating cyclic redundancy check (CRC) on data using a programmable CRC engine

Similar Documents

Publication Publication Date Title
JP2009534895A5 (enExample)
JP2016504002A5 (enExample)
US8713417B2 (en) Multi-channel memory system including error correction decoder architecture with efficient area utilization
US9748976B2 (en) Fault tolerant syndrome extraction and decoding in Bacon-Shor quantum error correction
RU2008145087A (ru) Способ и устройство для контроля циклическим избыточным кодом
GB2592796A (en) System and methods for quantum post-selection using logical parity encoding and decoding
WO2014113226A1 (en) Syndrome of degraded quantum redundancy coded states
KR102783025B1 (ko) 에러 정정 코드 디코더, 이를 포함하는 메모리 컨트롤러, 및 에러 정정 코드 디코팅 방법
CN110941505A (zh) 产生错误校正电路的方法
US9787329B2 (en) Efficient coding with single-error correction and double-error detection capabilities
WO2018205633A1 (zh) 循环冗余校验电路及其方法、装置以及芯片、电子设备
TW201304430A (zh) 使用低密度同位校驗碼之編碼與解碼技術
Freudenberger et al. A configurable Bose–Chaudhuri–Hocquenghem codec architecture for flash controller applications
WO2015100917A1 (zh) 实现数据纠错的方法及装置、计算机存储介质
JP2014525705A5 (enExample)
CN104424428A (zh) 用于监视数据处理的电子电路和方法
KR20180059150A (ko) 1 클럭 인코딩이 가능한 에러 정정 코드 인코더 및 에러 정정 코드 인코딩 방법과, 그리고 그 에러 정정 코드 인코더를 포함하는 메모리 컨트롤러
CN111427717B (zh) 用于在存储器系统中编码和解码数据的方法和装置
Cesar et al. Cellular automata-based byte error correction in QCA
US20020188909A1 (en) Symbol level error correction codes which protect against memory chip and bus line failures
JP2011109476A (ja) エラー検出・訂正符号生成回路及びその制御方法
US9467173B2 (en) Multi-code Chien's search circuit for BCH codes with various values of m in GF(2m)
Panda et al. Comparison of serial data-input CRC and parallel data-input CRC design for CRC-8 ATM HEC employing MLFSR
CN116521431A (zh) 模拟内存交叉开关中的模拟错误检测和纠正
US20190065307A1 (en) Encoding method and a memory storage apparatus using the same