CN101461140A - 循环冗余校验码的可配置并行计算 - Google Patents
循环冗余校验码的可配置并行计算 Download PDFInfo
- Publication number
- CN101461140A CN101461140A CNA2007800208084A CN200780020808A CN101461140A CN 101461140 A CN101461140 A CN 101461140A CN A2007800208084 A CNA2007800208084 A CN A2007800208084A CN 200780020808 A CN200780020808 A CN 200780020808A CN 101461140 A CN101461140 A CN 101461140A
- Authority
- CN
- China
- Prior art keywords
- data
- error detection
- crc error
- detection code
- configurable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
- H03M13/091—Parallel or block-wise CRC computation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6575—Implementations based on combinatorial logic, e.g. Boolean circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0607976.8 | 2006-04-22 | ||
| GBGB0607976.8A GB0607976D0 (en) | 2006-04-22 | 2006-04-22 | Apparatus and method for computing an error detection code |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101461140A true CN101461140A (zh) | 2009-06-17 |
Family
ID=36581070
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2007800208084A Pending CN101461140A (zh) | 2006-04-22 | 2007-04-13 | 循环冗余校验码的可配置并行计算 |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US8321751B2 (enExample) |
| EP (1) | EP2013975B1 (enExample) |
| JP (1) | JP2009534895A (enExample) |
| KR (1) | KR20090008263A (enExample) |
| CN (1) | CN101461140A (enExample) |
| AT (1) | ATE531129T1 (enExample) |
| GB (1) | GB0607976D0 (enExample) |
| IL (1) | IL194807A0 (enExample) |
| RU (1) | RU2008145087A (enExample) |
| WO (1) | WO2007122384A1 (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101847999A (zh) * | 2010-05-28 | 2010-09-29 | 清华大学 | 一种用循环冗余校验码进行并行校验的方法 |
| CN101702639B (zh) * | 2009-11-23 | 2012-12-19 | 成都市华为赛门铁克科技有限公司 | 循环冗余校验的校验值计算方法及装置 |
| CN102891685A (zh) * | 2012-09-18 | 2013-01-23 | 国核自仪系统工程有限公司 | 基于fpga的并行循环冗余校验运算电路 |
| CN105099466A (zh) * | 2015-08-17 | 2015-11-25 | 中国航天科技集团公司第九研究院第七七一研究所 | 一种用于128位并行数据的crc校验矩阵生成方法 |
| CN113994719A (zh) * | 2019-06-07 | 2022-01-28 | 梭纳斯株式会社 | 通信系统、通信方法及通信装置 |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8161365B1 (en) * | 2009-01-30 | 2012-04-17 | Xilinx, Inc. | Cyclic redundancy check generator |
| CN101795175B (zh) * | 2010-02-23 | 2014-03-19 | 中兴通讯股份有限公司 | 数据的校验处理方法及装置 |
| CN102546089B (zh) * | 2011-01-04 | 2014-07-16 | 中兴通讯股份有限公司 | 循环冗余校验crc码的实现方法及装置 |
| US10838799B2 (en) * | 2018-08-20 | 2020-11-17 | Micron Technology, Inc. | Parallel error calculation |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4712215A (en) * | 1985-12-02 | 1987-12-08 | Advanced Micro Devices, Inc. | CRC calculation machine for separate calculation of checkbits for the header packet and data packet |
| JPH0795096A (ja) * | 1993-09-20 | 1995-04-07 | Fujitsu Ltd | プログラマブル並列crc生成装置 |
| JP3256517B2 (ja) * | 1999-04-06 | 2002-02-12 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 符号化回路、回路、パリティ生成方法及び記憶媒体 |
| US6631488B1 (en) * | 2000-06-30 | 2003-10-07 | Agilent Technologies, Inc. | Configurable error detection and correction engine that has a specialized instruction set tailored for error detection and correction tasks |
| US7171604B2 (en) | 2003-12-30 | 2007-01-30 | Intel Corporation | Method and apparatus for calculating cyclic redundancy check (CRC) on data using a programmable CRC engine |
-
2006
- 2006-04-22 GB GBGB0607976.8A patent/GB0607976D0/en not_active Ceased
-
2007
- 2007-04-13 AT AT07732413T patent/ATE531129T1/de not_active IP Right Cessation
- 2007-04-13 US US12/298,017 patent/US8321751B2/en active Active
- 2007-04-13 RU RU2008145087/09A patent/RU2008145087A/ru not_active Application Discontinuation
- 2007-04-13 KR KR1020087025838A patent/KR20090008263A/ko not_active Withdrawn
- 2007-04-13 JP JP2009505948A patent/JP2009534895A/ja not_active Abandoned
- 2007-04-13 EP EP07732413A patent/EP2013975B1/en active Active
- 2007-04-13 WO PCT/GB2007/001371 patent/WO2007122384A1/en not_active Ceased
- 2007-04-13 CN CNA2007800208084A patent/CN101461140A/zh active Pending
-
2008
- 2008-10-22 IL IL194807A patent/IL194807A0/en unknown
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101702639B (zh) * | 2009-11-23 | 2012-12-19 | 成都市华为赛门铁克科技有限公司 | 循环冗余校验的校验值计算方法及装置 |
| CN101847999A (zh) * | 2010-05-28 | 2010-09-29 | 清华大学 | 一种用循环冗余校验码进行并行校验的方法 |
| CN101847999B (zh) * | 2010-05-28 | 2012-10-10 | 清华大学 | 一种用循环冗余校验码进行并行校验的方法 |
| CN102891685A (zh) * | 2012-09-18 | 2013-01-23 | 国核自仪系统工程有限公司 | 基于fpga的并行循环冗余校验运算电路 |
| CN102891685B (zh) * | 2012-09-18 | 2018-06-22 | 国核自仪系统工程有限公司 | 基于fpga的并行循环冗余校验运算电路 |
| CN105099466A (zh) * | 2015-08-17 | 2015-11-25 | 中国航天科技集团公司第九研究院第七七一研究所 | 一种用于128位并行数据的crc校验矩阵生成方法 |
| CN105099466B (zh) * | 2015-08-17 | 2018-04-17 | 中国航天科技集团公司第九研究院第七七一研究所 | 一种用于128位并行数据的crc校验矩阵生成方法 |
| CN113994719A (zh) * | 2019-06-07 | 2022-01-28 | 梭纳斯株式会社 | 通信系统、通信方法及通信装置 |
| CN113994719B (zh) * | 2019-06-07 | 2024-04-02 | 梭纳斯株式会社 | 通信系统、通信方法及通信装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US8321751B2 (en) | 2012-11-27 |
| KR20090008263A (ko) | 2009-01-21 |
| EP2013975B1 (en) | 2011-10-26 |
| WO2007122384A1 (en) | 2007-11-01 |
| JP2009534895A (ja) | 2009-09-24 |
| IL194807A0 (en) | 2009-09-22 |
| EP2013975A1 (en) | 2009-01-14 |
| ATE531129T1 (de) | 2011-11-15 |
| GB0607976D0 (en) | 2006-05-31 |
| RU2008145087A (ru) | 2010-05-27 |
| US20100058154A1 (en) | 2010-03-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101461140A (zh) | 循环冗余校验码的可配置并行计算 | |
| US8412915B2 (en) | Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements | |
| US6968454B2 (en) | Apparatus, method and system for generating a unique hardware adaptation inseparable from correspondingly unique content | |
| US8880849B2 (en) | Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements | |
| US8022724B1 (en) | Method and integrated circuit for secure reconfiguration of programmable logic | |
| US8909941B1 (en) | Programmable integrated circuit and a method of enabling the detection of tampering with data provided to a programmable integrated circuit | |
| EP1010061A1 (en) | Programmable logic datapath that may be used in a field programmable device | |
| US8436649B2 (en) | Semiconductor device, information processing apparatus, and method for configuring circuits of semiconductor device | |
| WO2012103816A1 (en) | A design of a good general-purpose hash function with limited resources | |
| US7191339B1 (en) | System and method for using a PLD identification code | |
| CN107704335A (zh) | 一种基于fpga的crc并行运算ip核 | |
| US7363573B1 (en) | Method and apparatus for a dedicated cyclic redundancy check block within a device | |
| US20040210618A1 (en) | Galois field linear transformer trellis system | |
| CN101425875B (zh) | 一种解码器 | |
| US20150007003A1 (en) | Methods, systems, and computer readable media for multi-packet cyclic redundancy check engine | |
| CN114448565A (zh) | 循环冗余校验计算方法、装置、电子设备及存储介质 | |
| US20030041300A1 (en) | Universal device for processing Reed-Solomon forward error-correction encoded messages | |
| US8930787B1 (en) | Decoder in a device receiving data having an error correction code and a method of decoding data | |
| El-Medany | Reconfigurable CRC IP core design on xilinx spartan 3AN FPGA | |
| Barany et al. | Securing the control of digital beamforming | |
| Murade et al. | The Design and Implementation of a Programmable Cyclic Redundancy Check (CRC) Computation Circuit Architecture Using FPGA | |
| Ganesh et al. | Design and Synthesis of a Field Programmable CRC Circuit Architecture |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20090617 |