JP2009194189A5 - - Google Patents

Download PDF

Info

Publication number
JP2009194189A5
JP2009194189A5 JP2008034089A JP2008034089A JP2009194189A5 JP 2009194189 A5 JP2009194189 A5 JP 2009194189A5 JP 2008034089 A JP2008034089 A JP 2008034089A JP 2008034089 A JP2008034089 A JP 2008034089A JP 2009194189 A5 JP2009194189 A5 JP 2009194189A5
Authority
JP
Japan
Prior art keywords
semiconductor chip
main surface
spacer
pad
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008034089A
Other languages
English (en)
Japanese (ja)
Other versions
JP5184132B2 (ja
JP2009194189A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2008034089A priority Critical patent/JP5184132B2/ja
Priority claimed from JP2008034089A external-priority patent/JP5184132B2/ja
Publication of JP2009194189A publication Critical patent/JP2009194189A/ja
Publication of JP2009194189A5 publication Critical patent/JP2009194189A5/ja
Application granted granted Critical
Publication of JP5184132B2 publication Critical patent/JP5184132B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008034089A 2008-02-15 2008-02-15 半導体装置およびその製造方法 Expired - Fee Related JP5184132B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008034089A JP5184132B2 (ja) 2008-02-15 2008-02-15 半導体装置およびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008034089A JP5184132B2 (ja) 2008-02-15 2008-02-15 半導体装置およびその製造方法

Publications (3)

Publication Number Publication Date
JP2009194189A JP2009194189A (ja) 2009-08-27
JP2009194189A5 true JP2009194189A5 (sr) 2011-02-10
JP5184132B2 JP5184132B2 (ja) 2013-04-17

Family

ID=41075942

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008034089A Expired - Fee Related JP5184132B2 (ja) 2008-02-15 2008-02-15 半導体装置およびその製造方法

Country Status (1)

Country Link
JP (1) JP5184132B2 (sr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5673423B2 (ja) 2011-08-03 2015-02-18 富士通セミコンダクター株式会社 半導体装置および半導体装置の製造方法
JP2013093483A (ja) * 2011-10-27 2013-05-16 Semiconductor Components Industries Llc 半導体装置及びその製造方法
JP2016048756A (ja) 2014-08-28 2016-04-07 マイクロン テクノロジー， インク． 半導体装置
KR102185706B1 (ko) * 2017-11-08 2020-12-02 삼성전자주식회사 팬-아웃 반도체 패키지
US10643919B2 (en) 2017-11-08 2020-05-05 Samsung Electronics Co., Ltd. Fan-out semiconductor package
KR102438456B1 (ko) 2018-02-20 2022-08-31 삼성전자주식회사 반도체 패키지 및 반도체 패키지의 제조 방법
CN110444528B (zh) * 2018-05-04 2021-04-20 晟碟信息科技（上海）有限公司 包含虚设下拉式引线键合体的半导体装置
CN116314114B (zh) * 2023-05-24 2023-08-04 遂宁合芯半导体有限公司 一种半导体封装结构

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030018204A (ko) * 2001-08-27 2003-03-06 삼성전자주식회사 스페이서를 갖는 멀티 칩 패키지
JP2005197491A (ja) * 2004-01-08 2005-07-21 Matsushita Electric Ind Co Ltd 半導体装置
JP4494240B2 (ja) * 2005-02-03 2010-06-30 富士通マイクロエレクトロニクス株式会社 樹脂封止型半導体装置
JP5205867B2 (ja) * 2007-08-27 2013-06-05 富士通セミコンダクター株式会社 半導体装置及びその製造方法
JP5529371B2 (ja) * 2007-10-16 2014-06-25 ピーエスフォー ルクスコ エスエイアールエル 半導体装置及びその製造方法

Similar Documents

Publication Publication Date Title
JP2009194189A5 (sr)
TW571421B (en) Semiconductor device and method of manufacturing the same
JP2011142264A5 (sr)
JP2011009514A5 (sr)
JP2009076658A5 (sr)
JP2009289908A5 (sr)
JP2014127706A5 (ja) 半導体装置の製造方法
TWI469289B (zh) 半導體封裝結構及其製法
JP2014220439A5 (sr)
JP2009076496A5 (sr)
JP2012089724A5 (ja) 半導体装置の製造方法
JP2006128455A5 (sr)
JP2012054264A5 (sr)
JP2010287710A5 (ja) 半導体装置の製造方法
JP2006261485A5 (sr)
JP2010087221A5 (sr)
JP2008124077A5 (sr)
JP2018125349A5 (sr)
TWI497657B (zh) 打線結構及其製作方法
JP2011044654A5 (sr)
TW201448163A (zh) 半導體封裝件及其製法
JP2008117875A5 (sr)
TW201216384A (en) Chip package structure and chip packaging method
TWI355731B (en) Chips-between-substrates semiconductor package and
JP2011003764A5 (ja) 半導体装置