JP2009094403A5 - - Google Patents

Download PDF

Info

Publication number
JP2009094403A5
JP2009094403A5 JP2007265615A JP2007265615A JP2009094403A5 JP 2009094403 A5 JP2009094403 A5 JP 2009094403A5 JP 2007265615 A JP2007265615 A JP 2007265615A JP 2007265615 A JP2007265615 A JP 2007265615A JP 2009094403 A5 JP2009094403 A5 JP 2009094403A5
Authority
JP
Japan
Prior art keywords
solder resist
resist layer
wiring pattern
forming
external connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007265615A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009094403A (ja
JP4975581B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007265615A priority Critical patent/JP4975581B2/ja
Priority claimed from JP2007265615A external-priority patent/JP4975581B2/ja
Publication of JP2009094403A publication Critical patent/JP2009094403A/ja
Publication of JP2009094403A5 publication Critical patent/JP2009094403A5/ja
Application granted granted Critical
Publication of JP4975581B2 publication Critical patent/JP4975581B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007265615A 2007-10-11 2007-10-11 配線基板及びその製造方法 Expired - Fee Related JP4975581B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007265615A JP4975581B2 (ja) 2007-10-11 2007-10-11 配線基板及びその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007265615A JP4975581B2 (ja) 2007-10-11 2007-10-11 配線基板及びその製造方法

Publications (3)

Publication Number Publication Date
JP2009094403A JP2009094403A (ja) 2009-04-30
JP2009094403A5 true JP2009094403A5 (enExample) 2010-10-21
JP4975581B2 JP4975581B2 (ja) 2012-07-11

Family

ID=40666062

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007265615A Expired - Fee Related JP4975581B2 (ja) 2007-10-11 2007-10-11 配線基板及びその製造方法

Country Status (1)

Country Link
JP (1) JP4975581B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5606268B2 (ja) 2010-10-27 2014-10-15 日本特殊陶業株式会社 多層配線基板の製造方法
JP6291738B2 (ja) 2013-07-25 2018-03-14 富士通株式会社 回路基板、回路基板の製造方法及び電子機器
JP6554303B2 (ja) * 2014-03-31 2019-07-31 ナミックス株式会社 多層配線基板の製造方法
JP6594264B2 (ja) * 2016-06-07 2019-10-23 新光電気工業株式会社 配線基板及び半導体装置、並びにそれらの製造方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4691763B2 (ja) * 2000-08-25 2011-06-01 イビデン株式会社 プリント配線板の製造方法
JP2003046250A (ja) * 2001-02-28 2003-02-14 Furukawa Electric Co Ltd:The ビア付きビルドアップ用多層基板及びその製造方法
JP4619223B2 (ja) * 2004-12-16 2011-01-26 新光電気工業株式会社 半導体パッケージ及びその製造方法
JP4538373B2 (ja) * 2005-05-23 2010-09-08 日本特殊陶業株式会社 コアレス配線基板の製造方法、及びそのコアレス配線基板を有する電子装置の製造方法
JP2007173371A (ja) * 2005-12-20 2007-07-05 Shinko Electric Ind Co Ltd フレキシブル配線基板の製造方法及び電子部品実装構造体の製造方法

Similar Documents

Publication Publication Date Title
JP5502624B2 (ja) 配線基板の製造方法及び配線基板
JP2010141204A5 (enExample)
JP2009224739A5 (enExample)
JP2011258772A5 (enExample)
JP2009105393A5 (enExample)
JP2010165855A5 (enExample)
EP1965421A3 (en) Wiring structure, forming method of the same and printed wiring board
JP2006303360A5 (enExample)
EP1592061A3 (en) Multilayer substrate including components therein
JP2009283739A5 (enExample)
JP2007013092A5 (enExample)
JP2011515862A5 (enExample)
JP2010045134A5 (enExample)
JP2010092943A5 (enExample)
TW200731897A (en) Method for fabricating circuit board with conductive structure
JP2010192781A5 (enExample)
JP2009105311A5 (enExample)
JP2011060875A5 (enExample)
JP2020113609A5 (enExample)
JP2010147955A5 (enExample)
TWI536879B (zh) 軟性電路板及其製造方法
JP2009094403A5 (enExample)
KR101905879B1 (ko) 인쇄회로기판 및 그의 제조 방법
JP2010109180A5 (enExample)
JP2008047843A5 (enExample)