JP2008158585A5 - - Google Patents

Download PDF

Info

Publication number
JP2008158585A5
JP2008158585A5 JP2006343494A JP2006343494A JP2008158585A5 JP 2008158585 A5 JP2008158585 A5 JP 2008158585A5 JP 2006343494 A JP2006343494 A JP 2006343494A JP 2006343494 A JP2006343494 A JP 2006343494A JP 2008158585 A5 JP2008158585 A5 JP 2008158585A5
Authority
JP
Japan
Prior art keywords
bus
master
transfer request
arbitration device
urgency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006343494A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008158585A (ja
JP4953794B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2006343494A priority Critical patent/JP4953794B2/ja
Priority claimed from JP2006343494A external-priority patent/JP4953794B2/ja
Publication of JP2008158585A publication Critical patent/JP2008158585A/ja
Publication of JP2008158585A5 publication Critical patent/JP2008158585A5/ja
Application granted granted Critical
Publication of JP4953794B2 publication Critical patent/JP4953794B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2006343494A 2006-12-20 2006-12-20 バスシステムのバス調停方法及びバスシステム Expired - Fee Related JP4953794B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006343494A JP4953794B2 (ja) 2006-12-20 2006-12-20 バスシステムのバス調停方法及びバスシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006343494A JP4953794B2 (ja) 2006-12-20 2006-12-20 バスシステムのバス調停方法及びバスシステム

Publications (3)

Publication Number Publication Date
JP2008158585A JP2008158585A (ja) 2008-07-10
JP2008158585A5 true JP2008158585A5 (enExample) 2010-02-12
JP4953794B2 JP4953794B2 (ja) 2012-06-13

Family

ID=39659458

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006343494A Expired - Fee Related JP4953794B2 (ja) 2006-12-20 2006-12-20 バスシステムのバス調停方法及びバスシステム

Country Status (1)

Country Link
JP (1) JP4953794B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010282405A (ja) * 2009-06-04 2010-12-16 Renesas Electronics Corp データ処理システム
US20120089759A1 (en) * 2010-10-08 2012-04-12 Qualcomm Incorporated Arbitrating Stream Transactions Based on Information Related to the Stream Transaction(s)
JP5417305B2 (ja) * 2010-11-25 2014-02-12 京セラドキュメントソリューションズ株式会社 情報処理装置
JP2021196681A (ja) * 2020-06-10 2021-12-27 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004013356A (ja) * 2002-06-04 2004-01-15 Matsushita Electric Ind Co Ltd バス調停システム
JP4974508B2 (ja) * 2005-10-28 2012-07-11 キヤノン株式会社 バスマスタ装置、バス調停装置及びバス調停方法

Similar Documents

Publication Publication Date Title
IL185067A0 (en) Flow control method to improve data transfer via a switch matrix
JP2010282405A5 (enExample)
JP2011048838A5 (enExample)
CN102231142B (zh) 一种带有仲裁器的多通道dma控制器
AU2014291635B2 (en) Computing architecture with peripherals
WO2007127489A3 (en) System and method for target device access arbitration using queuing devices
JP2006508409A5 (enExample)
JP2013025795A5 (enExample)
CN101667165B (zh) 一种分布式多主cpu共享总线的方法及其装置
JPH1069457A5 (enExample)
WO2008136332A1 (ja) メモリアクセス制御装置
JP2008176699A5 (enExample)
JP2002123483A5 (enExample)
WO2015024491A3 (en) Enhanced data transfer in multi-cpu systems
RU2007135222A (ru) Система матричных переключателей с множественными арбитражами шины в каждом цикле посредством устройства арбитража с повышенной частотой
TW200707206A (en) Wait aware memory arbiter
RU2007139101A (ru) Принудительное применение строго упорядоченных запросов в системе слабо упорядоченной обработки
EP1811393B1 (en) Method and system for data transfer
US5968144A (en) System for supporting DMA I/O device using PCI bus and PCI-PCI bridge comprising programmable DMA controller for request arbitration and storing data transfer information
JP2008158585A5 (enExample)
TW200609746A (en) Data processing unit and bus arbitration unit
JP2007122483A5 (enExample)
US9588734B2 (en) Translation layer for controlling bus access
EP2793137A3 (en) Semiconductor Device and Processor System including the Same
JP2005250650A5 (enExample)