JP2007243945A5 - - Google Patents

Download PDF

Info

Publication number
JP2007243945A5
JP2007243945A5 JP2007048613A JP2007048613A JP2007243945A5 JP 2007243945 A5 JP2007243945 A5 JP 2007243945A5 JP 2007048613 A JP2007048613 A JP 2007048613A JP 2007048613 A JP2007048613 A JP 2007048613A JP 2007243945 A5 JP2007243945 A5 JP 2007243945A5
Authority
JP
Japan
Prior art keywords
pulse generator
pulse
output
delay line
circuit configuration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2007048613A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007243945A (ja
Filing date
Publication date
Priority claimed from EP20060115540 external-priority patent/EP1833173A1/en
Application filed filed Critical
Publication of JP2007243945A publication Critical patent/JP2007243945A/ja
Publication of JP2007243945A5 publication Critical patent/JP2007243945A5/ja
Withdrawn legal-status Critical Current

Links

JP2007048613A 2006-03-06 2007-02-28 インパルス無線システムのテンプレート発生等用のパルス発生器およびパルス発生方法 Withdrawn JP2007243945A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US78001906P 2006-03-06 2006-03-06
EP20060115540 EP1833173A1 (en) 2006-03-06 2006-06-15 Pulse generator and method of genrerating pulses, such as for template generation in impulse radio systems

Publications (2)

Publication Number Publication Date
JP2007243945A JP2007243945A (ja) 2007-09-20
JP2007243945A5 true JP2007243945A5 (enExample) 2010-02-12

Family

ID=37432416

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007048613A Withdrawn JP2007243945A (ja) 2006-03-06 2007-02-28 インパルス無線システムのテンプレート発生等用のパルス発生器およびパルス発生方法

Country Status (3)

Country Link
US (1) US7746144B2 (enExample)
EP (1) EP1833173A1 (enExample)
JP (1) JP2007243945A (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100839592B1 (ko) * 2006-10-16 2008-06-20 한국전자통신연구원 디지털 방식을 이용한 초광대역 펄스 생성기 및 그 방법
US20080118016A1 (en) * 2006-11-20 2008-05-22 Yu-Min Chuang Synchronous circuit of receiving device of wireless transmission system
GB201015729D0 (en) 2010-09-20 2010-10-27 Novelda As Pulse generator
GB201015730D0 (en) 2010-09-20 2010-10-27 Novelda As Continuous time cross-correlator
KR101744202B1 (ko) * 2010-12-03 2017-06-09 울산과학기술원 펄스 생성기 및 펄스 생성 방법
US9958540B2 (en) * 2015-02-24 2018-05-01 S-1 Corporation Ultra-wideband transceiver, signal transmission and reception method thereof, and ultra-wideband radar sensor including the same
US11209521B2 (en) * 2019-06-05 2021-12-28 The Boeing Company Methods and systems for establishing prototype pulses
KR102719706B1 (ko) * 2021-11-29 2024-10-18 연세대학교 산학협력단 광대역 임펄스 생성 장치

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2658015B1 (fr) * 1990-02-06 1994-07-29 Bull Sa Circuit verrouille en phase et multiplieur de frequence en resultant.
JP2861465B2 (ja) * 1991-05-16 1999-02-24 日本電気株式会社 周波数逓倍回路
US6037812A (en) * 1998-05-18 2000-03-14 National Semiconductor Corporation Delay locked loop (DLL) based clock synthesis
US6304623B1 (en) * 1998-09-03 2001-10-16 Time Domain Corporation Precision timing generator system and method
US6980613B2 (en) 2003-09-30 2005-12-27 Pulse-Link, Inc. Ultra-wideband correlating receiver
CN1926774A (zh) 2004-01-06 2007-03-07 新加坡科技研究局 产生uwb脉冲的方法
JP2006074679A (ja) * 2004-09-06 2006-03-16 Futaba Corp 超広帯域無線送信装置、超広帯域無線受信装置、及び超広帯域無線送受信方式
JP2007228546A (ja) * 2005-09-13 2007-09-06 Seiko Epson Corp パルス発生回路およびこの回路を用いた電子装置、携帯電話機、パーソナルコンピュータ、ならびに、この回路を用いる情報伝送方法

Similar Documents

Publication Publication Date Title
JP2007243945A5 (enExample)
JP2011186353A5 (enExample)
JP2012009097A5 (enExample)
WO2012117291A3 (en) Fully digital chaotic differential equation-based systems and methods
JP2007034305A5 (enExample)
JP2011030171A5 (enExample)
US10312894B2 (en) Apparatuses and methods for providing a signal with a differential phase mixer
JP2016509810A5 (enExample)
TW201614665A (en) Display panel and bi-directional shift register circuit
WO2014124571A1 (zh) 双向移位寄存器单元、双向移位寄存器及显示装置
JP2018520585A5 (enExample)
JP2014176096A5 (enExample)
ATE449462T1 (de) Frequenzteilerschaltungen
JP2004135318A5 (enExample)
JP3596969B2 (ja) 遅延回路およびパルス発生回路
WO2008095974A3 (en) A clock circuit
US20150229327A1 (en) Multiplexer
WO2007065040A3 (en) Comparator circuit
KR20160010479A (ko) 상승에지 검출 회로
CN107404316B (zh) 信号复用装置
JP2013118494A (ja) パルス幅調整回路および方法
RU2273951C1 (ru) Реверсивный счетчик импульсов
TW200727583A (en) Logic circuit
WO2009019743A1 (ja) リングオシレータ、遅延測定装置及び遅延測定方法並びに遅延測定プログラム
WO2017118872A3 (en) System and techniques for repeating differential signals