JP2007115981A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2007115981A JP2007115981A JP2005307305A JP2005307305A JP2007115981A JP 2007115981 A JP2007115981 A JP 2007115981A JP 2005307305 A JP2005307305 A JP 2005307305A JP 2005307305 A JP2005307305 A JP 2005307305A JP 2007115981 A JP2007115981 A JP 2007115981A
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- inner lead
- substrate inner
- substrate
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
- H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
- H01L2224/4848—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
- H01L2224/49431—Connecting portions the connecting portions being staggered on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
- H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
- H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
- H01L2224/8518—Translational movements
- H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
【課題】パッケージ外形サイズの大型化を招くことなく、従来に比べて製造コストの低減を図ることのできる半導体装置を提供する。
【解決手段】基板1には、半導体チップ3の電極パッド4と同一ピッチで基板インナーリード2が配置されている。電極パッド4と基板インナーリード2とは、ワイヤ5で接続されている。基板インナーリード2と、電極パッド4には、夫々ボンディングボール7bが形成され、基板インナーリード2上のボンディングボール7bは、その径が基板インナーリード2の線幅より広い。
【選択図】図2
【解決手段】基板1には、半導体チップ3の電極パッド4と同一ピッチで基板インナーリード2が配置されている。電極パッド4と基板インナーリード2とは、ワイヤ5で接続されている。基板インナーリード2と、電極パッド4には、夫々ボンディングボール7bが形成され、基板インナーリード2上のボンディングボール7bは、その径が基板インナーリード2の線幅より広い。
【選択図】図2
Description
本発明は、基板上に半導体チップが搭載され、半導体チップの電極パッドと基板の基板インナーリードとが電気的に接続された半導体装置に関する。
従来から、基板上に半導体チップが搭載され、半導体チップの電極パッドと基板インナーリードとが電気的に接続された半導体装置が知られている。また、基板上に搭載された半導体チップの上にさらに半導体チップを積層配置したチップ積層型半導体装置も知られている。
チップ積層型半導体装置は、チップサイズの比較的大きなメモリチップを複数段積み重ねたものが多く、基板との接続方法は全てワイヤボンディングを用いていた。しかし、近年ではロジックチップとメモリチップを混載させて積層する半導体装置等が開発されている。ロジックチップの場合、電極パッド数が300〜500パッドと非常に多く、ワイヤボンディングで接続すると、基板側にそのパッド数と同じ数の基板インナーリードが必要となる。このため、例えば図9に示すように、半導体チップ3の周囲に基板インナーリード2を放射状に設け、ワイヤ5でボンディングを行う技術が知られている(例えば、特許文献1参照。)。しかしながら、このような技術では、ワイヤボンディングでワイヤ5を基板側に結線するために使用する基板インナーリード2の面積が多く必要となり、半導体装置のパッケージ外形サイズが大型化してしまうという問題が発生する。また、半導体チップの電極パッドは、狭ピッチ化が進められており、100μmピッチ以下、例えば60μmピッチ等とされる傾向にある。このような狭いピッチに対応するためには、基板インナーリードの幅も狭くし、かつ狭いピッチで配置しなければならないため、通常のワイヤボンディングでは対応が困難になっている。
そこで、従来はロジックチップをフリップチップボンディング法を用いて基板インナーリードに接続する方法がとられている。しかし、フリップチップボンディングでは、チップ側電極にAuなどのバンプを形成し、更に基板インナーリードにもSnなどの電極バンプを形成するため、材料コストが非常に高くなるという問題がある。
特開平6−168978号公報
上述したとおり、従来技術では、コストの安いワイヤボンディング法を用いると、パッケージ外形サイズが大きくなってしまうという問題が発生し、フリップチップボンディング法を用いると製造コストが高くなってしまうという問題があった。
本発明は、上記課題を解決するためになされたもので、パッケージ外形サイズの大型化を招くことなく、従来に比べて製造コストの低減を図ることのできる半導体装置を提供することを目的とする。
本発明の一態様によれば、所定ピッチで形成された複数の電極パッドを有する半導体チップと、前記半導体チップの前記電極パッドと同一ピッチで形成された基板インナーリードを有し、前記半導体チップが搭載される基板とを具備し、前記電極パッドと前記基板インナーリードとが、ワイヤの両側にボンディングボールを形成するワイヤボンディングによって接続され、前記基板インナーリードの幅より、当該インナーリード上に形成された前記ボンディングボールの径が大きい半導体装置が提供される。
また、本発明の一態様によれば、所定ピッチで形成された複数の電極パッドを有する半導体チップと、前記半導体チップの前記電極パッドと同一ピッチで形成された基板インナーリードを有し、前記半導体チップが搭載される基板とを具備し、前記電極パッド又は前記基板インナーリード上に第1のボンディングボールを形成した後、前記基板インナーリード又は前記電極パッド上に第2のボンディングボールを形成し、当該第2のボンディングボールからワイヤを伸ばして前記第1のボンディングボールにボンディングするワイヤボンディングによって、前記電極パッドと前記基板インナーリードとが接続され、前記基板インナーリードの幅より、当該基板インナーリード上に形成された前記第1又は第2のボンディングボールの径が大きい半導体装置が提供される。
本発明によれば、パッケージ外形サイズの大型化を招くことなく、従来に比べて製造コストの低減を図ることのできる半導体装置を提供することができる。
以下、本発明の実施の形態について図面を参照して説明する。図1は、本発明の一実施形態に係る半導体装置の要部概略構成を拡大して示す図であり、図2,3は、図1の要部概略構成をさらに拡大して示す図である。
図1,2に示すように、基板1に搭載された半導体チップ3には、所定ピッチ(例えば60μmピッチ)で多数の電極パッド4が形成されている。一方、基板1には、半導体チップ3の周囲から外側へ延在するように、電極パッド4と同一ピッチで配置された基板インナーリード2が配置されている。
電極パッド4と、基板インナーリード2とは、ワイヤボンディングによって、ワイヤ(金属細線)5で接続されている。また、基板インナーリード2と、電極パッド4には、夫々後述するワイヤボンディング工程によって形成されたボンディングボール7bが形成されている。
上記ボンディングボール7bのうち、基板インナーリード2上に形成されたボンディングボール7bは、図2,3に示すように、その径(図3に示すR)が、基板インナーリード2の幅(図3に示すW)より大きくなるように(R>Wとなるように)形成されている。これによって、線幅の狭い(例えば30μm)基板インナーリード2であっても、ワイヤボンディングによって確実にワイヤ5を接続できるようになっている。
なお、電極パッド4に比べて、基板インナーリード2は、製造工程における精度が低いため、例えば、60μmピッチで配置するためには、30μm程度の間隔を必要とし、このため線幅は30μm程度となり、それ以上線幅を広げることは難しい。このように基板インナーリード2の線幅が狭い場合であっても、この線幅より径の大きいボンディングボール7bを設けることによって、確実にワイヤ5を接続できる。
次に、上記の電極パッド4と、基板インナーリード2とのワイヤボンディング工程について説明する。図4は、このようなワイヤボンディング工程の一例を示すものである。このワイヤボンディング工程では、まず図4(a)に示すように、キャピラリ6から突出させた金属細線(ワイヤ5)を放電によって球状化させたボール7aを形成する。
次に、図4(b)に示すように、形成したボール7aを半導体チップ3の電極(電極パッド4)上に、超音波と荷重によって接合させて、ある一定の高さまでキャピラリ6を上昇させる。この後、図4(c)に示すように、上昇させたキャピラリ6をある一定距離平行移動させて、再度先ほど接合させたボール上に接合させる。
しかる後、図4(d)に示すように、再度キャピラリ6をある一定の高さに上昇させた後、ワイヤ5をクランプしてさらにキャピラリ6を上昇させる。クランプした状態でキャピラリ6を上昇させるので、ワイヤ5は破断しキャピラリ6先端からは、ある一定の長さのワイヤ5が残る。これらの工程によって、半導体チップ3の電極(電極パッド4)上にボンディングボール(第1のボンディングボール)7bが形成される。
次に、図4(e)に示すように、キャピラリ6先端から残されたワイヤ5を、放電によってその先端を球状化させてボール7aを形成する。この後、図4(f)に示すように、キャピラリ6を、基板インナーリード2上に移動させる。
次に、図4(g)に示すように、キャピラリ6を下降させ、基板インナーリード2上にボール7aを接合させた後、キャピラリ6を上昇させる。これによって、基板インナーリード2上にボンディングボール(第2のボンディングボール)7bが形成される。
この後。図4(h)に示すように、キャピラリ6をある最適な軌跡を描いて移動させて、先ほど形成した半導体チップ3上のボンディングボール7b上にワイヤ5を接合させ、結線を行う。しかる後、図4(i)に示すように、キャピラリ6をある一定の高さに上昇させた後、ワイヤ5をクランプしてさらにキャピラリ6を上昇させてワイヤ5を破断して、1つのワイヤ結線が終了する。
以上説明したワイヤボンディング工程により、例えば、60μmピッチ等の狭いピッチで基板インナーリード2及び電極パッド4が配置されている場合でも、これらをワイヤボンディングによって確実に接続することが可能となる。次に、図5を参照して他のワイヤボンディング工程の例について説明する。
このワイヤボンディング工程では、まず図5(a)に示すように、キャピラリ6から突出させたワイヤを放電によって球状化させたボール7aを形成する。
次に、図5(b)に示すように、形成したボール7aを基板インナーリード2上に、超音波と荷重によって接合させて、ある一定の高さまでキャピラリ6を上昇させる。この後、図5(c)に示すように、上昇させたキャピラリ6をある一定距離平行移動させて、再度先ほど接合させたボール上に接合させる。
しかる後、図5(d)に示すように、再度キャピラリ6をある一定の高さに上昇させた後、ワイヤ5をクランプしてさらにキャピラリ6を上昇させる。クランプした状態でキャピラリ6を上昇させるので、ワイヤ5は破断しキャピラリ6先端からは、ある一定の長さのワイヤ5が残る。これらの工程によって、基板インナーリード2上にボンディングボール(第1のボンディングボール)7bが形成される。
次に、図5(e)に示すように、キャピラリ6先端から残されたワイヤ5を、放電によってその先端を球状化させてボール7aを形成する。この後、図5(f)に示すように、キャピラリ6を、半導体チップ3の電極(電極パッド4)上に移動させる。
次に、図5(g)に示すように、キャピラリ6を下降させ、半導体チップ3の電極(電極パッド4)上にボール7aを接合させた後、キャピラリ6を上昇させる。これによって、半導体チップ3にボンディングボール(第2のボンディングボール)7bが形成される。
この後。図5(h)に示すように、キャピラリ6をある最適な軌跡を描いて移動させ、先ほど形成した基板インナーリード2上のボンディングボール7b上にワイヤ5を接合させて結線を行う。しかる後、図5(i)に示すように、キャピラリ6をある一定の高さに上昇させた後、ワイヤ5をクランプしてさらにキャピラリ6を上昇させてワイヤ5を破断して、1つのワイヤ結線が終了する。
以上のように、インナーリード2側に先にボンディングボール7bを形成しておき、この後半導体チップ3の電極(電極パッド4)側にボンディングボール7bを形成してここからインナーリード2側に向けてワイヤ5の結線を行うようにしても良い。
図6は、他の実施形態の要部構成を拡大して示すもので、この実施形態では、基板インナーリード2上のボンディング点(ワイヤ5の結線位置)が、基板インナーリード2の長さ方向に沿って交互にずらして千鳥に配置されている。このような構成とすれば、ワイヤボンディングの際に、キャピラリ6が隣接する配線済みのワイヤ5と接触することを防止することができるので、確実に配線を行うことができ、半導体装置の信頼性の向上を図ることができる。
図7は、さらに他の実施形態の要部構成を拡大して示すもので、この実施形態では、電極パッド4が長方形形状に形成されている。そして、基板インナーリード2上のボンディング点(ワイヤ5の結線位置)が、基板インナーリード2の長さ方向に沿って交互にずらして千鳥に配置されているとともに、半導体チップ3の電極パッド4上のボンディング点(ワイヤ5の結線位置)も、電極パッド4の長手方向に沿って交互にずらして千鳥に配置されている。このような構成とすれば、ワイヤボンディングの際にキャピラリ6が隣接する配線済みのワイヤ5と接触することをより確実に防止することができるので、より確実に配線を行うことができる。
図8は、本発明をチップ積層型半導体装置に適用した実施形態の構成を示すものである。同図に示すように、基板1上に搭載された半導体チップ3は、ワイヤ5によるワイヤボンディングによって基板1に形成された基板インナーリード(図8には図示せず。)と電気的に接続されている。また、半導体チップ3は、複数積層されて配置されている。なお、前述したとおり、基板インナーリードは、半導体チップ3の電極パッド4同一ピッチで配置され、基板インナーリード上に形成されたボンディングボール7bの径は、基板インナーリードの幅より大きくなるように形成されている。このようなチップ積層型半導体装置に本発明を適用すれば、例えば、フリップチップボンディングを用いた場合に比べて半導体チップ3の外部との電気的接続の自由度が増大し、設計における自由度を拡大することができる。
以上説明したとおり各実施形態では、基板インナーリードが電極パッドと同一ピッチで配置されているので、パッケージ外形サイズの大型化を招くことがない。また、ワイヤボンディングによって半導体チップの電極パッドと基板インナーリードとの接続を行っているので、フリップチップボンディングを用いた従来の半導体装置に比べて製造コストの低減を図ることができる。なお、本発明は、上記した各実施形態に限定されるものではなく、各種の変形が可能であることは勿論である。
1……基板、2……基板インナーリード、3……半導体チップ、4……電極パッド、5……ワイヤ、7b……ボンディングボール。
Claims (5)
- 所定ピッチで形成された複数の電極パッドを有する半導体チップと、
前記半導体チップの前記電極パッドと同一ピッチで形成された基板インナーリードを有し、前記半導体チップが搭載される基板とを具備し、
前記電極パッドと前記基板インナーリードとが、ワイヤの両側にボンディングボールを形成するワイヤボンディングによって接続され、
前記基板インナーリードの幅より、当該インナーリード上に形成された前記ボンディングボールの径が大きいことを特徴とする半導体装置。 - 所定ピッチで形成された複数の電極パッドを有する半導体チップと、
前記半導体チップの前記電極パッドと同一ピッチで形成された基板インナーリードを有し、前記半導体チップが搭載される基板とを具備し、
前記電極パッド又は前記基板インナーリード上に第1のボンディングボールを形成した後、前記基板インナーリード又は前記電極パッド上に第2のボンディングボールを形成し、当該第2のボンディングボールからワイヤを伸ばして前記第1のボンディングボールにボンディングするワイヤボンディングによって、前記電極パッドと前記基板インナーリードとが接続され、
前記基板インナーリードの幅より、当該基板インナーリード上に形成された前記第1又は第2のボンディングボールの径が大きいことを特徴とする半導体装置。 - 前記基板インナーリード上のボンディング点が、当該基板インナーリードの長さ方向に交互にずらして配置されていることを特徴とする請求項1又は2記載の半導体装置。
- 前記電極パッドが長方形形状に形成され、当該電極パッド上のボンディング点が当該電極パッドの長手方向に交互にずらして配置されていることを特徴とする請求項1〜3いずれか1項記載の半導体装置。
- 前記半導体チップの上に他の半導体チップが積層して配置されていることを特徴とする請求項1〜4いずれか1項記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005307305A JP2007115981A (ja) | 2005-10-21 | 2005-10-21 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005307305A JP2007115981A (ja) | 2005-10-21 | 2005-10-21 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2007115981A true JP2007115981A (ja) | 2007-05-10 |
Family
ID=38097884
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005307305A Withdrawn JP2007115981A (ja) | 2005-10-21 | 2005-10-21 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2007115981A (ja) |
-
2005
- 2005-10-21 JP JP2005307305A patent/JP2007115981A/ja not_active Withdrawn
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6713881B2 (en) | Semiconductor device and method of manufacturing same | |
JP2007134486A (ja) | 積層型半導体装置及びその製造方法 | |
JP2008034567A (ja) | 半導体装置及びその製造方法 | |
JP2007123595A (ja) | 半導体装置及びその実装構造 | |
JP2005532672A (ja) | 複数のボンド・パッド列を備えた半導体 | |
KR102010224B1 (ko) | 반도체 장치 | |
JP2007103423A (ja) | 半導体装置及びその製造方法 | |
JP2005191447A (ja) | 半導体装置およびその製造方法 | |
JP2008277751A (ja) | 半導体装置の製造方法、および半導体装置 | |
JP2008103685A (ja) | 半導体装置及びその製造方法 | |
JP2009043793A (ja) | 半導体装置、およびその半導体装置の製造方法 | |
CN100464418C (zh) | 半导体装置及其制造方法 | |
JP5164490B2 (ja) | 半導体装置及びその製造方法 | |
US7566970B2 (en) | Stacked bump structure and manufacturing method thereof | |
JP2007150144A (ja) | 半導体装置およびその製造方法 | |
US8378507B2 (en) | Semiconductor device and method of bonding wires between semiconductor chip and wiring substrate | |
JP4216295B2 (ja) | バンプ構造およびその形成方法、ならびにそれを用いた半導体装置 | |
JP2007103792A (ja) | 半導体装置 | |
JP4642047B2 (ja) | 半導体装置 | |
JP2007115981A (ja) | 半導体装置 | |
JP4175343B2 (ja) | 半導体ペレット及び半導体装置 | |
JP2007134504A (ja) | 半導体装置 | |
JP2004221264A (ja) | 半導体装置及びその製造方法 | |
JP2007335576A (ja) | 半導体装置 | |
WO2017190347A1 (zh) | 具有焊球的封装结构及封装结构的制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A300 | Application deemed to be withdrawn because no request for examination was validly filed |
Free format text: JAPANESE INTERMEDIATE CODE: A300 Effective date: 20090106 |