JP2007037114A5 - - Google Patents

Download PDF

Info

Publication number
JP2007037114A5
JP2007037114A5 JP2006187052A JP2006187052A JP2007037114A5 JP 2007037114 A5 JP2007037114 A5 JP 2007037114A5 JP 2006187052 A JP2006187052 A JP 2006187052A JP 2006187052 A JP2006187052 A JP 2006187052A JP 2007037114 A5 JP2007037114 A5 JP 2007037114A5
Authority
JP
Japan
Prior art keywords
network
circuitry
feedforward
equalizing
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006187052A
Other languages
English (en)
Japanese (ja)
Other versions
JP4944520B2 (ja
JP2007037114A (ja
Filing date
Publication date
Priority claimed from US11/192,539 external-priority patent/US8743943B2/en
Application filed filed Critical
Publication of JP2007037114A publication Critical patent/JP2007037114A/ja
Publication of JP2007037114A5 publication Critical patent/JP2007037114A5/ja
Application granted granted Critical
Publication of JP4944520B2 publication Critical patent/JP4944520B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2006187052A 2005-07-28 2006-07-06 高速データ受信回路網および方法 Expired - Fee Related JP4944520B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/192,539 US8743943B2 (en) 2005-07-28 2005-07-28 High-speed data reception circuitry and methods
US11/192,539 2005-07-28

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011178146A Division JP5512615B2 (ja) 2005-07-28 2011-08-16 高速データ受信回路網および方法

Publications (3)

Publication Number Publication Date
JP2007037114A JP2007037114A (ja) 2007-02-08
JP2007037114A5 true JP2007037114A5 (https=) 2009-08-13
JP4944520B2 JP4944520B2 (ja) 2012-06-06

Family

ID=36886661

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2006187052A Expired - Fee Related JP4944520B2 (ja) 2005-07-28 2006-07-06 高速データ受信回路網および方法
JP2011178146A Expired - Fee Related JP5512615B2 (ja) 2005-07-28 2011-08-16 高速データ受信回路網および方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2011178146A Expired - Fee Related JP5512615B2 (ja) 2005-07-28 2011-08-16 高速データ受信回路網および方法

Country Status (4)

Country Link
US (1) US8743943B2 (https=)
EP (1) EP1748611B1 (https=)
JP (2) JP4944520B2 (https=)
CN (1) CN101110597B (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8693882B2 (en) * 2006-06-08 2014-04-08 Finisar Corporation Electronic dispersion compensation systems and methods
US8514925B2 (en) * 2008-07-23 2013-08-20 Agere Systems Llc Methods and apparatus for joint adaptation of transmitter transversal filter in communication devices
US8416898B1 (en) 2009-06-11 2013-04-09 Altera Corporation Techniques for decision feedback equalization that reduce variations in the tap weight
US8842722B2 (en) 2012-08-22 2014-09-23 International Business Machines Corporation Decision feedback equalizers with high-order continuous time feedback
US8891607B2 (en) * 2012-09-06 2014-11-18 Avago Technologies General Ip (Singapore) Pte. Ltd. Feed forward equalizer tap weight adaptation based on channel estimation
KR101985977B1 (ko) * 2012-11-16 2019-06-04 에스케이하이닉스 주식회사 등화장치 및 그 동작 방법
WO2014182000A1 (ko) * 2013-05-07 2014-11-13 포항공과대학교 산학협력단 계수 오류 로버스트 피드포워드등화기
US9020024B1 (en) 2013-10-31 2015-04-28 Avego Technologies General Ip (Singapore) Pte. Ltd. Rate-adaptive equalizer that automatically initializes itself based on detected channel conditions, and a method
JP6262066B2 (ja) 2014-04-24 2018-01-17 株式会社東芝 受信回路及び通信システム
JP2016029785A (ja) 2014-07-18 2016-03-03 株式会社東芝 通信システム
US10142024B2 (en) * 2016-12-14 2018-11-27 Futurewei Technologies, Inc. Higher-level clock and data recovery (CDR) in passive optical networks (PONs)
US10255448B1 (en) 2017-10-11 2019-04-09 International Business Machines Corporation Data security using high speed serial equalization
US11743080B2 (en) 2020-06-29 2023-08-29 Texas Instruments Incorporated Sample-and-hold-based retimer supporting link training
US11539555B2 (en) * 2020-06-29 2022-12-27 Texas Instruments Incorporated Enhanced discrete-time feedforward equalizer
KR102652772B1 (ko) * 2022-06-23 2024-03-28 창신 메모리 테크놀로지즈 아이엔씨 데이터 수신 회로, 데이터 수신 시스템 및 저장 장치

Family Cites Families (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3974449A (en) * 1975-03-21 1976-08-10 Bell Telephone Laboratories, Incorporated Joint decision feedback equalization and carrier recovery adaptation in data transmission systems
JP3357956B2 (ja) * 1992-08-06 2002-12-16 日本電気エンジニアリング株式会社 判定帰還形等化器
KR960011739B1 (ko) * 1994-01-18 1996-08-30 대우전자 주식회사 실시간 계수 갱신값 추출장치를 구비한 등화기
US5701352A (en) * 1994-07-14 1997-12-23 Bellsouth Corporation Tone suppression automatic gain control for a headset
US6226322B1 (en) 1998-03-30 2001-05-01 Texas Instruments Incorporated Analog receive equalizer for digital-subscriber-line communications system
JP2000049666A (ja) 1998-07-31 2000-02-18 Matsushita Electric Ind Co Ltd 等化器及び等化方法
US6515713B1 (en) * 1998-12-31 2003-02-04 Lg Electronics Inc. Method and apparatus which compensates for channel distortion
US6370191B1 (en) 1999-11-01 2002-04-09 Texas Instruments Incorporated Efficient implementation of error approximation in blind equalization of data communications
US7227918B2 (en) 2000-03-14 2007-06-05 Altera Corporation Clock data recovery circuitry associated with programmable logic device circuitry
US20020106040A1 (en) * 2001-02-02 2002-08-08 Sarnoff Corporation Method and apparatus for reducing multipath distortion in a wireless ian system
US6904088B1 (en) * 2000-11-09 2005-06-07 Texas Instruments Incorporated Efficient equalization for detection of symbols in digital burst transmissions
US7366267B1 (en) 2001-03-07 2008-04-29 Altera Corporation Clock data recovery with double edge clocking based phase detector and serializer/deserializer
US6650140B2 (en) 2001-03-19 2003-11-18 Altera Corporation Programmable logic device with high speed serial interface circuitry
US7006564B2 (en) * 2001-08-15 2006-02-28 Intel Corporation Adaptive equalizer
US7263123B2 (en) * 2001-09-18 2007-08-28 Broadcom Corporation Fast computation of coefficients for a variable delay decision feedback equalizer
US7245686B2 (en) * 2001-12-17 2007-07-17 Mysticom Ltd. Fast skew detector
US7197084B2 (en) * 2002-03-27 2007-03-27 Qualcomm Incorporated Precoding for a multipath channel in a MIMO system
US7027503B2 (en) 2002-06-04 2006-04-11 Qualcomm Incorporated Receiver with a decision feedback equalizer and a linear equalizer
US6961423B2 (en) * 2002-06-24 2005-11-01 Freescale Semiconductor, Inc. Method and apparatus for performing adaptive filtering
US6961373B2 (en) * 2002-07-01 2005-11-01 Solarflare Communications, Inc. Method and apparatus for channel equalization
US7180972B1 (en) 2002-10-16 2007-02-20 Altera Corporation Clock signal circuitry for multi-protocol high-speed serial interface circuitry
US7138837B2 (en) 2003-01-21 2006-11-21 Altera Corporation Digital phase locked loop circuitry and methods
US6867616B1 (en) 2003-06-04 2005-03-15 Altera Corporation Programmable logic device serial interface having dual-use phase-locked loop circuitry
US7321621B2 (en) * 2003-06-19 2008-01-22 Applied Micro Circuits Corporation Differential receiver circuit with electronic dispersion compensation for optical communications systems
US6870404B1 (en) 2003-08-28 2005-03-22 Altera Corporation Programmable differential capacitors for equalization circuits
US7446622B2 (en) * 2003-09-05 2008-11-04 Infinera Corporation Transmission line with low dispersive properties and its application in equalization
US7047457B1 (en) * 2003-09-11 2006-05-16 Xilinx, Inc. Testing of a multi-gigabit transceiver
US7352835B1 (en) 2003-09-22 2008-04-01 Altera Corporation Clock data recovery circuitry with dynamic support for changing data rates and a dynamically adjustable PPM detector
US6888376B1 (en) 2003-09-24 2005-05-03 Altera Corporation Multiple data rates in programmable logic device serial interface
US7149914B1 (en) 2003-09-26 2006-12-12 Altera Corporation Clock data recovery circuitry and phase locked loop circuitry with dynamically adjustable bandwidths
US7239849B2 (en) 2003-11-04 2007-07-03 Altera Corporation Adaptive communication methods and apparatus
US7340021B1 (en) 2003-11-13 2008-03-04 Altera Corporation Dynamic phase alignment and clock recovery circuitry
US7143312B1 (en) 2003-12-17 2006-11-28 Altera Corporation Alignment of recovered clock with data signal
US7486752B1 (en) 2003-12-17 2009-02-03 Altera Corporation Alignment of clock signal with data signal
US7469491B2 (en) * 2004-01-27 2008-12-30 Crestcom, Inc. Transmitter predistortion circuit and method therefor
US7545888B2 (en) * 2004-04-09 2009-06-09 Micronas Semiconductors, Inc. Apparatus for and method of controlling a digital demodulator coupled to an equalizer
US7492816B1 (en) 2004-05-25 2009-02-17 Altera Corporation Adaptive equalization methods and apparatus
US7697603B1 (en) 2004-10-18 2010-04-13 Altera Corporation Methods and apparatus for equalization in high-speed backplane data communication
US7680232B2 (en) 2005-01-21 2010-03-16 Altera Corporation Method and apparatus for multi-mode clock data recovery
US7526023B1 (en) * 2005-09-08 2009-04-28 Altera Corporation Programmable cross-talk cancellation in programmable logic device
US8116364B2 (en) * 2007-04-18 2012-02-14 Mediatek Inc. Selective slicing equalizer
JP4534174B2 (ja) * 2008-04-23 2010-09-01 ソニー株式会社 復調回路、復調方法、プログラム、受信装置

Similar Documents

Publication Publication Date Title
JP2007037114A5 (https=)
JP5512615B2 (ja) 高速データ受信回路網および方法
TWI273770B (en) Adaptive equalizer, decoding device and error detecting device
JP5487996B2 (ja) 適応等化器および適応等化方法
JP3357956B2 (ja) 判定帰還形等化器
CN101291307A (zh) 均衡器以及映像方法
CN110618955A (zh) 包括均衡器的电子设备及由电路执行的方法
TWI723663B (zh) 撥鏈器檔位控制系統
TWI584582B (zh) 前級放大器和使用其以減少權重係數變化的判別回授等化器
TW200836528A (en) Decision feedback equalizers and equalizing methods thereof
JP2005135532A5 (https=)
JP2006509443A5 (https=)
CN108259067A (zh) 一种自适应判决反馈均衡的方法和装置
US7924046B1 (en) Configurable emphasis for high-speed transmitter driver circuitry
JP2001308750A (ja) ディジタル光信号を回復するための方法および帰還決定回路
TW200945880A (en) Decision feedback equalizer having adjusting device and method thereof
JP4783432B2 (ja) 波形等化装置
US20160056979A1 (en) Duty-cycled equalizations
CN101567862B (zh) 用于通信接收器中的均衡系统与执行均衡的方法
JP2009117921A (ja) 光受信器、及び、光受信器の制御方法
WO2022121106A1 (zh) 判决反馈均衡电路
JP4920665B2 (ja) 送受信装置、受信機およびその省電力方法
JP4365125B2 (ja) 適応等化方式
KR101148596B1 (ko) 커패시티브 커플링을 등화기를 이용한 전압모드 송신 드라이버 및 이 전압모드 송신 드라이버에서 프리앰퍼시스를 수행하는 방법
US7190719B2 (en) Impedance controlled transmitter with adaptive compensation for chip-to-chip communication