JP4944520B2 - 高速データ受信回路網および方法 - Google Patents

高速データ受信回路網および方法 Download PDF

Info

Publication number
JP4944520B2
JP4944520B2 JP2006187052A JP2006187052A JP4944520B2 JP 4944520 B2 JP4944520 B2 JP 4944520B2 JP 2006187052 A JP2006187052 A JP 2006187052A JP 2006187052 A JP2006187052 A JP 2006187052A JP 4944520 B2 JP4944520 B2 JP 4944520B2
Authority
JP
Japan
Prior art keywords
circuitry
network
signal
equalizer
feedforward
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006187052A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007037114A5 (https=
JP2007037114A (ja
Inventor
ユーリェフビッチ シュマライェフ セルゲイ
ワン ウィルスン
パテル ラクシュ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Altera Corp
Original Assignee
Altera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altera Corp filed Critical Altera Corp
Publication of JP2007037114A publication Critical patent/JP2007037114A/ja
Publication of JP2007037114A5 publication Critical patent/JP2007037114A5/ja
Application granted granted Critical
Publication of JP4944520B2 publication Critical patent/JP4944520B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439—Fixed structures
    • H04L2025/03445—Time domain
    • H04L2025/03471—Tapped delay lines
    • H04L2025/03484—Tapped delay lines time-recursive
    • H04L2025/0349—Tapped delay lines time-recursive as a feedback filter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03535—Variable structures
    • H04L2025/03547—Switching between time domain structures
    • H04L2025/03566—Switching between time domain structures between different tapped delay line structures
    • H04L2025/03573—Switching between time domain structures between different tapped delay line structures between recursive and non-recursive

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Dc Digital Transmission (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
JP2006187052A 2005-07-28 2006-07-06 高速データ受信回路網および方法 Expired - Fee Related JP4944520B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/192,539 US8743943B2 (en) 2005-07-28 2005-07-28 High-speed data reception circuitry and methods
US11/192,539 2005-07-28

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011178146A Division JP5512615B2 (ja) 2005-07-28 2011-08-16 高速データ受信回路網および方法

Publications (3)

Publication Number Publication Date
JP2007037114A JP2007037114A (ja) 2007-02-08
JP2007037114A5 JP2007037114A5 (https=) 2009-08-13
JP4944520B2 true JP4944520B2 (ja) 2012-06-06

Family

ID=36886661

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2006187052A Expired - Fee Related JP4944520B2 (ja) 2005-07-28 2006-07-06 高速データ受信回路網および方法
JP2011178146A Expired - Fee Related JP5512615B2 (ja) 2005-07-28 2011-08-16 高速データ受信回路網および方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2011178146A Expired - Fee Related JP5512615B2 (ja) 2005-07-28 2011-08-16 高速データ受信回路網および方法

Country Status (4)

Country Link
US (1) US8743943B2 (https=)
EP (1) EP1748611B1 (https=)
JP (2) JP4944520B2 (https=)
CN (1) CN101110597B (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8693882B2 (en) * 2006-06-08 2014-04-08 Finisar Corporation Electronic dispersion compensation systems and methods
US8514925B2 (en) * 2008-07-23 2013-08-20 Agere Systems Llc Methods and apparatus for joint adaptation of transmitter transversal filter in communication devices
US8416898B1 (en) 2009-06-11 2013-04-09 Altera Corporation Techniques for decision feedback equalization that reduce variations in the tap weight
US8842722B2 (en) 2012-08-22 2014-09-23 International Business Machines Corporation Decision feedback equalizers with high-order continuous time feedback
US8891607B2 (en) * 2012-09-06 2014-11-18 Avago Technologies General Ip (Singapore) Pte. Ltd. Feed forward equalizer tap weight adaptation based on channel estimation
KR101985977B1 (ko) * 2012-11-16 2019-06-04 에스케이하이닉스 주식회사 등화장치 및 그 동작 방법
WO2014182000A1 (ko) * 2013-05-07 2014-11-13 포항공과대학교 산학협력단 계수 오류 로버스트 피드포워드등화기
US9020024B1 (en) 2013-10-31 2015-04-28 Avego Technologies General Ip (Singapore) Pte. Ltd. Rate-adaptive equalizer that automatically initializes itself based on detected channel conditions, and a method
JP6262066B2 (ja) 2014-04-24 2018-01-17 株式会社東芝 受信回路及び通信システム
JP2016029785A (ja) 2014-07-18 2016-03-03 株式会社東芝 通信システム
US10142024B2 (en) * 2016-12-14 2018-11-27 Futurewei Technologies, Inc. Higher-level clock and data recovery (CDR) in passive optical networks (PONs)
US10255448B1 (en) 2017-10-11 2019-04-09 International Business Machines Corporation Data security using high speed serial equalization
US11743080B2 (en) 2020-06-29 2023-08-29 Texas Instruments Incorporated Sample-and-hold-based retimer supporting link training
US11539555B2 (en) * 2020-06-29 2022-12-27 Texas Instruments Incorporated Enhanced discrete-time feedforward equalizer
KR102652772B1 (ko) * 2022-06-23 2024-03-28 창신 메모리 테크놀로지즈 아이엔씨 데이터 수신 회로, 데이터 수신 시스템 및 저장 장치

Family Cites Families (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3974449A (en) * 1975-03-21 1976-08-10 Bell Telephone Laboratories, Incorporated Joint decision feedback equalization and carrier recovery adaptation in data transmission systems
JP3357956B2 (ja) * 1992-08-06 2002-12-16 日本電気エンジニアリング株式会社 判定帰還形等化器
KR960011739B1 (ko) * 1994-01-18 1996-08-30 대우전자 주식회사 실시간 계수 갱신값 추출장치를 구비한 등화기
US5701352A (en) * 1994-07-14 1997-12-23 Bellsouth Corporation Tone suppression automatic gain control for a headset
US6226322B1 (en) 1998-03-30 2001-05-01 Texas Instruments Incorporated Analog receive equalizer for digital-subscriber-line communications system
JP2000049666A (ja) 1998-07-31 2000-02-18 Matsushita Electric Ind Co Ltd 等化器及び等化方法
US6515713B1 (en) * 1998-12-31 2003-02-04 Lg Electronics Inc. Method and apparatus which compensates for channel distortion
US6370191B1 (en) 1999-11-01 2002-04-09 Texas Instruments Incorporated Efficient implementation of error approximation in blind equalization of data communications
US7227918B2 (en) 2000-03-14 2007-06-05 Altera Corporation Clock data recovery circuitry associated with programmable logic device circuitry
US20020106040A1 (en) * 2001-02-02 2002-08-08 Sarnoff Corporation Method and apparatus for reducing multipath distortion in a wireless ian system
US6904088B1 (en) * 2000-11-09 2005-06-07 Texas Instruments Incorporated Efficient equalization for detection of symbols in digital burst transmissions
US7366267B1 (en) 2001-03-07 2008-04-29 Altera Corporation Clock data recovery with double edge clocking based phase detector and serializer/deserializer
US6650140B2 (en) 2001-03-19 2003-11-18 Altera Corporation Programmable logic device with high speed serial interface circuitry
US7006564B2 (en) * 2001-08-15 2006-02-28 Intel Corporation Adaptive equalizer
US7263123B2 (en) * 2001-09-18 2007-08-28 Broadcom Corporation Fast computation of coefficients for a variable delay decision feedback equalizer
US7245686B2 (en) * 2001-12-17 2007-07-17 Mysticom Ltd. Fast skew detector
US7197084B2 (en) * 2002-03-27 2007-03-27 Qualcomm Incorporated Precoding for a multipath channel in a MIMO system
US7027503B2 (en) 2002-06-04 2006-04-11 Qualcomm Incorporated Receiver with a decision feedback equalizer and a linear equalizer
US6961423B2 (en) * 2002-06-24 2005-11-01 Freescale Semiconductor, Inc. Method and apparatus for performing adaptive filtering
US6961373B2 (en) * 2002-07-01 2005-11-01 Solarflare Communications, Inc. Method and apparatus for channel equalization
US7180972B1 (en) 2002-10-16 2007-02-20 Altera Corporation Clock signal circuitry for multi-protocol high-speed serial interface circuitry
US7138837B2 (en) 2003-01-21 2006-11-21 Altera Corporation Digital phase locked loop circuitry and methods
US6867616B1 (en) 2003-06-04 2005-03-15 Altera Corporation Programmable logic device serial interface having dual-use phase-locked loop circuitry
US7321621B2 (en) * 2003-06-19 2008-01-22 Applied Micro Circuits Corporation Differential receiver circuit with electronic dispersion compensation for optical communications systems
US6870404B1 (en) 2003-08-28 2005-03-22 Altera Corporation Programmable differential capacitors for equalization circuits
US7446622B2 (en) * 2003-09-05 2008-11-04 Infinera Corporation Transmission line with low dispersive properties and its application in equalization
US7047457B1 (en) * 2003-09-11 2006-05-16 Xilinx, Inc. Testing of a multi-gigabit transceiver
US7352835B1 (en) 2003-09-22 2008-04-01 Altera Corporation Clock data recovery circuitry with dynamic support for changing data rates and a dynamically adjustable PPM detector
US6888376B1 (en) 2003-09-24 2005-05-03 Altera Corporation Multiple data rates in programmable logic device serial interface
US7149914B1 (en) 2003-09-26 2006-12-12 Altera Corporation Clock data recovery circuitry and phase locked loop circuitry with dynamically adjustable bandwidths
US7239849B2 (en) 2003-11-04 2007-07-03 Altera Corporation Adaptive communication methods and apparatus
US7340021B1 (en) 2003-11-13 2008-03-04 Altera Corporation Dynamic phase alignment and clock recovery circuitry
US7143312B1 (en) 2003-12-17 2006-11-28 Altera Corporation Alignment of recovered clock with data signal
US7486752B1 (en) 2003-12-17 2009-02-03 Altera Corporation Alignment of clock signal with data signal
US7469491B2 (en) * 2004-01-27 2008-12-30 Crestcom, Inc. Transmitter predistortion circuit and method therefor
US7545888B2 (en) * 2004-04-09 2009-06-09 Micronas Semiconductors, Inc. Apparatus for and method of controlling a digital demodulator coupled to an equalizer
US7492816B1 (en) 2004-05-25 2009-02-17 Altera Corporation Adaptive equalization methods and apparatus
US7697603B1 (en) 2004-10-18 2010-04-13 Altera Corporation Methods and apparatus for equalization in high-speed backplane data communication
US7680232B2 (en) 2005-01-21 2010-03-16 Altera Corporation Method and apparatus for multi-mode clock data recovery
US7526023B1 (en) * 2005-09-08 2009-04-28 Altera Corporation Programmable cross-talk cancellation in programmable logic device
US8116364B2 (en) * 2007-04-18 2012-02-14 Mediatek Inc. Selective slicing equalizer
JP4534174B2 (ja) * 2008-04-23 2010-09-01 ソニー株式会社 復調回路、復調方法、プログラム、受信装置

Also Published As

Publication number Publication date
US8743943B2 (en) 2014-06-03
CN101110597A (zh) 2008-01-23
JP2007037114A (ja) 2007-02-08
JP2011250473A (ja) 2011-12-08
JP5512615B2 (ja) 2014-06-04
EP1748611B1 (en) 2013-04-10
CN101110597B (zh) 2012-12-05
EP1748611A1 (en) 2007-01-31
US20070025436A1 (en) 2007-02-01

Similar Documents

Publication Publication Date Title
JP5512615B2 (ja) 高速データ受信回路網および方法
US7623600B2 (en) High speed receive equalizer architecture
US8446942B2 (en) Waveform equalization circuit and waveform equalization method
US10742458B2 (en) Equalizer circuit and control method of equalizer circuit
US10880133B2 (en) Voltage-mode transmitter driver
CN101790845B (zh) 连续时间-决策反馈均衡器
US9735879B2 (en) Near-threshold optical transmitter pre-distortion
US8467440B2 (en) Compensated phase detector for generating one or more clock signals using DFE detected data in a receiver
CN110618955A (zh) 包括均衡器的电子设备及由电路执行的方法
US8767811B2 (en) Back channel adaptation using channel pulse response
CN112868186B (zh) 通信系统、发送装置和接收装置
US11973622B2 (en) Adaptive non-speculative DFE with extended time constraint for PAM-4 receiver
JP2001308750A (ja) ディジタル光信号を回復するための方法および帰還決定回路
CN115051718A (zh) 用于有线通信中的发送驱动器的去加重控制器
US20190305992A1 (en) Look ahead based method and appratus for equalizing pulse amplitude modulation electronic signals
WO2002098089A3 (en) Decision feedback equaliser
JP2007037114A5 (https=)
US20050254569A1 (en) System and method for generating equalization coefficients
US8085839B2 (en) Adaptive equalization system and method having a lock-up-free quantized feedback DC restoration circuit
US7190719B2 (en) Impedance controlled transmitter with adaptive compensation for chip-to-chip communication
JP2006101003A (ja) 適応等化処理装置及びディジタル無線受信装置
KR101812742B1 (ko) 데이터 수신 장치 및 그의 등화 알고리즘 제어방법
US7804892B1 (en) Circuitry for providing programmable decision feedback equalization
KR100341808B1 (ko) 채널 등화기 동작 선택장치 및 방법
KR20220157880A (ko) Pam-4 수신기를 위한 확장된 시간 제약을 갖는 적응형 비-예측 dfe

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090630

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090630

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100617

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110601

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110816

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120223

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120302

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150309

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees