JP2006516180A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006516180A5 JP2006516180A5 JP2004547122A JP2004547122A JP2006516180A5 JP 2006516180 A5 JP2006516180 A5 JP 2006516180A5 JP 2004547122 A JP2004547122 A JP 2004547122A JP 2004547122 A JP2004547122 A JP 2004547122A JP 2006516180 A5 JP2006516180 A5 JP 2006516180A5
- Authority
- JP
- Japan
- Prior art keywords
- analog
- digital converter
- circuit
- input
- predetermined number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000009966 trimming Methods 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/280,680 US6768442B2 (en) | 2002-10-25 | 2002-10-25 | Advanced digital antenna module |
| PCT/US2003/033748 WO2004038922A2 (en) | 2002-10-25 | 2003-10-23 | Advanced digital antenna module |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006516180A JP2006516180A (ja) | 2006-06-22 |
| JP2006516180A5 true JP2006516180A5 (enExample) | 2006-10-19 |
Family
ID=32106998
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004547122A Withdrawn JP2006516180A (ja) | 2002-10-25 | 2003-10-23 | 進歩したデジタルアンテナモジュール |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6768442B2 (enExample) |
| EP (1) | EP1554808A2 (enExample) |
| JP (1) | JP2006516180A (enExample) |
| KR (1) | KR20050083803A (enExample) |
| AU (1) | AU2003286659B2 (enExample) |
| CA (1) | CA2480760A1 (enExample) |
| NO (1) | NO20052334L (enExample) |
| WO (1) | WO2004038922A2 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6959397B2 (en) * | 2003-06-18 | 2005-10-25 | Motorola, Inc. | Programmable skew clock signal generator selecting one of a plurality of delayed reference clock signals in response to a phase accumulator output |
| KR100582545B1 (ko) * | 2003-12-23 | 2006-05-22 | 한국전자통신연구원 | 출력 전류의 왜곡이 보상된 트랜스컨덕터 회로 |
| US7345610B2 (en) * | 2006-06-12 | 2008-03-18 | Wisconsin Alumni Research Foundation | High speed digital-to-analog converter |
| US7952516B2 (en) * | 2006-09-26 | 2011-05-31 | Lockheed Martin Corporation | System and method for coherent frequency switching in DDS architectures |
| WO2009115990A2 (en) * | 2008-03-19 | 2009-09-24 | Nxp B.V. | Flash analog-to-digital converter |
| US7773019B2 (en) | 2008-08-26 | 2010-08-10 | Atmel Corporation | Digital-to-analog converter |
| US9172960B1 (en) * | 2010-09-23 | 2015-10-27 | Qualcomm Technologies, Inc. | Quantization based on statistics and threshold of luminanceand chrominance |
| CN102045044B (zh) * | 2010-12-27 | 2012-09-19 | 华为技术有限公司 | 一种比较器和模数转换器 |
| US9432079B1 (en) * | 2015-06-10 | 2016-08-30 | Rajendra Kumar | Frequency hopped frequency modulation spread spectrum (FHFMSS) multiple accessing communication systems and methods |
| US9742075B2 (en) * | 2015-08-09 | 2017-08-22 | The United States Of America As Represented By The Secretary Of The Navy | System including a hybrid active array |
| DE102017102489B3 (de) * | 2017-02-08 | 2018-05-24 | Preh Gmbh | Verfahren zur Nebeldetektion |
| US10116317B1 (en) * | 2017-11-15 | 2018-10-30 | Iowa State University Research Foundation, Inc. | Signal generator with self-calibration |
| US10673452B1 (en) | 2018-12-12 | 2020-06-02 | Texas Instruments Incorporated | Analog-to-digital converter with interpolation |
| KR102454706B1 (ko) * | 2020-11-24 | 2022-10-17 | 루미르 주식회사 | Ｓａｒ 시스템 |
| US11438001B2 (en) * | 2020-12-24 | 2022-09-06 | Texas Instruments Incorporated | Gain mismatch correction for voltage-to-delay preamplifier array |
| US11962318B2 (en) | 2021-01-12 | 2024-04-16 | Texas Instruments Incorporated | Calibration scheme for a non-linear ADC |
| US11881867B2 (en) | 2021-02-01 | 2024-01-23 | Texas Instruments Incorporated | Calibration scheme for filling lookup table in an ADC |
| JP2024505551A (ja) | 2021-02-01 | 2024-02-06 | テキサス インスツルメンツ インコーポレイテッド | 非線形システムのためのルックアップテーブル |
| US12101096B2 (en) | 2021-02-23 | 2024-09-24 | Texas Instruments Incorporated | Differential voltage-to-delay converter with improved CMRR |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0754910B2 (ja) * | 1986-03-10 | 1995-06-07 | 株式会社日立製作所 | Ａｄ変換器 |
| US4771188A (en) * | 1987-03-23 | 1988-09-13 | Cheng Jyi Min | Adaptive threshold adjustment method and apparatus |
| US4851786A (en) * | 1988-12-23 | 1989-07-25 | Raytheon Company | Differential amplifier |
| JPH04310022A (ja) * | 1991-04-08 | 1992-11-02 | Matsushita Electric Ind Co Ltd | アナログ・デジタル変換装置 |
| US5392045A (en) * | 1992-11-06 | 1995-02-21 | National Semiconductor Corporation | Folder circuit for analog to digital converter |
| US5835046A (en) * | 1997-01-23 | 1998-11-10 | Lucent Technologies Inc. | Analog-to-digital converter for differential signals |
| US6388521B1 (en) * | 2000-09-22 | 2002-05-14 | National Semiconductor Corporation | MOS differential amplifier with offset compensation |
| US20020175716A1 (en) * | 2001-05-25 | 2002-11-28 | Infineon Technologies North America Corp. | Ultra high speed clocked limiting preamplifier |
| US6426714B1 (en) * | 2001-06-26 | 2002-07-30 | Nokia Corporation | Multi-level quantizer with current mode DEM switch matrices and separate DEM decision logic for a multibit sigma delta modulator |
| US6597303B2 (en) * | 2001-08-16 | 2003-07-22 | Hrl Laboratories, Llc | Comparator with very fast regeneration time constant |
-
2002
- 2002-10-25 US US10/280,680 patent/US6768442B2/en not_active Expired - Fee Related
-
2003
- 2003-10-23 WO PCT/US2003/033748 patent/WO2004038922A2/en not_active Ceased
- 2003-10-23 JP JP2004547122A patent/JP2006516180A/ja not_active Withdrawn
- 2003-10-23 AU AU2003286659A patent/AU2003286659B2/en not_active Ceased
- 2003-10-23 EP EP03777867A patent/EP1554808A2/en not_active Withdrawn
- 2003-10-23 CA CA002480760A patent/CA2480760A1/en not_active Abandoned
- 2003-10-23 KR KR1020057007004A patent/KR20050083803A/ko not_active Abandoned
-
2005
- 2005-05-12 NO NO20052334A patent/NO20052334L/no not_active Application Discontinuation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2006516180A5 (enExample) | ||
| US7746253B2 (en) | Semiconductor integrated circuit | |
| JP2007208972A5 (enExample) | ||
| JP4582890B2 (ja) | アナログスイッチ回路、アナログマルチプレクサ回路、ａｄ変換器及びアナログ信号処理システム | |
| US9219489B2 (en) | Successive approximation register analog-to-digital converter | |
| ATE410820T1 (de) | Verstärkerschaltung für kapazitive umformer | |
| JP2007208964A5 (enExample) | ||
| JP2018116051A (ja) | 自己診断用関数を備えるセンサ | |
| EP3387751B1 (en) | A double data rate time interpolating quantizer with reduced kickback noise | |
| JP2010171627A5 (enExample) | ||
| CN110752847A (zh) | 数模转换器 | |
| CN109309498B (zh) | 一种基于温度计码的电流舵型数模转换器 | |
| CN205506211U (zh) | 光信号检测电路 | |
| CN110401447B (zh) | 一种无运放mdac型时间域adc结构 | |
| JP2008521318A5 (enExample) | ||
| KR20190021634A (ko) | 연산 증폭기 이득 보상 기능을 가지는 이산-시간 적분기 회로 | |
| JP2005072844A (ja) | Ａ／ｄコンバータ | |
| CN104333384A (zh) | 一种采用失调平均和内插共享电阻网络的折叠内插模数转换器 | |
| CN102006072B (zh) | 采用分组式t/h开关的低电压低功耗折叠内插模数转换器 | |
| US20010048383A1 (en) | Folding circuit and A/D converter | |
| WO2007109452A3 (en) | High speed voltage translator circuit | |
| JP2010056713A (ja) | Δς型アナログデジタル変換器 | |
| ATE419678T1 (de) | Flexibler analog-digital-wandler | |
| CN101662285B (zh) | 一种子转换器共享的低功耗折叠内插模数转换器 | |
| TW200505168A (en) | Data converter with background auto-zeroing via active interpolation |