JP2006344223A5 - - Google Patents

Download PDF

Info

Publication number
JP2006344223A5
JP2006344223A5 JP2006159772A JP2006159772A JP2006344223A5 JP 2006344223 A5 JP2006344223 A5 JP 2006344223A5 JP 2006159772 A JP2006159772 A JP 2006159772A JP 2006159772 A JP2006159772 A JP 2006159772A JP 2006344223 A5 JP2006344223 A5 JP 2006344223A5
Authority
JP
Japan
Prior art keywords
data
mask
memory
bits
error detection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006159772A
Other languages
English (en)
Japanese (ja)
Other versions
JP5048972B2 (ja
JP2006344223A (ja
Filing date
Publication date
Priority claimed from US11/407,519 external-priority patent/US7620876B2/en
Application filed filed Critical
Publication of JP2006344223A publication Critical patent/JP2006344223A/ja
Publication of JP2006344223A5 publication Critical patent/JP2006344223A5/ja
Application granted granted Critical
Publication of JP5048972B2 publication Critical patent/JP5048972B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2006159772A 2005-06-08 2006-06-08 プログラマブル・デバイスの構成エラー検出の偽陽性の低減 Expired - Fee Related JP5048972B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US68898005P 2005-06-08 2005-06-08
US60/688,980 2005-06-08
US11/407,519 2006-04-19
US11/407,519 US7620876B2 (en) 2005-06-08 2006-04-19 Reducing false positives in configuration error detection for programmable devices

Publications (3)

Publication Number Publication Date
JP2006344223A JP2006344223A (ja) 2006-12-21
JP2006344223A5 true JP2006344223A5 (enExample) 2009-07-16
JP5048972B2 JP5048972B2 (ja) 2012-10-17

Family

ID=36790879

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006159772A Expired - Fee Related JP5048972B2 (ja) 2005-06-08 2006-06-08 プログラマブル・デバイスの構成エラー検出の偽陽性の低減

Country Status (4)

Country Link
US (1) US7620876B2 (enExample)
EP (1) EP1732083A1 (enExample)
JP (1) JP5048972B2 (enExample)
CN (1) CN1892611B (enExample)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8566616B1 (en) * 2004-09-10 2013-10-22 Altera Corporation Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like
US8612772B1 (en) 2004-09-10 2013-12-17 Altera Corporation Security core using soft key
US7596744B1 (en) * 2006-02-24 2009-09-29 Lattice Semiconductor Corporation Auto recovery from volatile soft error upsets (SEUs)
US7702978B2 (en) * 2006-04-21 2010-04-20 Altera Corporation Soft error location and sensitivity detection for programmable devices
US7844886B1 (en) * 2006-05-16 2010-11-30 Altera Corporation Parallel processing error detection and location circuitry for configuration random-access memory
US20080172659A1 (en) * 2007-01-17 2008-07-17 Microsoft Corporation Harmonizing a test file and test configuration in a revision control system
US8065574B1 (en) 2007-06-08 2011-11-22 Lattice Semiconductor Corporation Soft error detection logic testing systems and methods
JP5014899B2 (ja) * 2007-07-02 2012-08-29 ルネサスエレクトロニクス株式会社 再構成可能デバイス
US7865788B2 (en) * 2007-11-15 2011-01-04 Verigy (Singapore) Pte. Ltd. Dynamic mask memory for serial scan testing
US8656082B2 (en) * 2008-08-05 2014-02-18 Micron Technology, Inc. Flexible and expandable memory architectures
CN102169711A (zh) * 2010-02-25 2011-08-31 复旦大学 带电阻随机存储器模块的单芯片结构可编程逻辑器
US8522126B1 (en) 2010-12-22 2013-08-27 Lattice Semiconductor Corporation Blocking memory readback in a programmable logic device
US9230683B2 (en) 2012-04-25 2016-01-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
KR20140120100A (ko) * 2013-04-02 2014-10-13 에스케이하이닉스 주식회사 수신회로를 포함하는 데이터전송시스템 및 데이터전송방법
US9658920B1 (en) * 2013-06-21 2017-05-23 Altera Corporation Method for reconfiguring an erroneous memory frame in an integrated circuit
US9529673B2 (en) * 2013-07-30 2016-12-27 Taiwan Semiconductor Manufacturing Company, Ltd. Memory device having adjustable refresh period and method of operating the same
JP2015201813A (ja) * 2014-04-10 2015-11-12 株式会社日立製作所 プログラマブルゲートアレイ
JP2016167669A (ja) * 2015-03-09 2016-09-15 富士通株式会社 プログラマブル論理回路装置及びそのエラー検出方法
JP6145482B2 (ja) * 2015-08-13 2017-06-14 富士通株式会社 伝送装置および故障検出方法
JP6717059B2 (ja) * 2016-06-06 2020-07-01 オムロン株式会社 制御システム
JP6880795B2 (ja) * 2017-02-08 2021-06-02 オムロン株式会社 制御装置およびその制御方法
JP6546213B2 (ja) 2017-04-13 2019-07-17 ファナック株式会社 回路構成最適化装置及び機械学習装置
JP6502998B2 (ja) 2017-04-13 2019-04-17 ファナック株式会社 回路構成最適化装置及び機械学習装置
US11562101B2 (en) * 2017-11-13 2023-01-24 Intel Corporation On-device bitstream validation
US10684913B2 (en) * 2018-04-25 2020-06-16 Dell Products L.P. Systems and methods for detecting errors and/or restoring non-volatile random access memory using error correction code
JP7427000B2 (ja) * 2018-08-08 2024-02-02 ヌマスカル エイエス デジタル回路試験及び分析モジュール、システム及びそれの方法
CN111984457B (zh) 2019-05-23 2022-09-02 华为技术有限公司 对存储信息更新的方法和装置
US11294804B2 (en) 2020-03-23 2022-04-05 International Business Machines Corporation Test case failure with root cause isolation

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4369511A (en) 1979-11-21 1983-01-18 Nippon Telegraph & Telephone Public Corp. Semiconductor memory test equipment
US4389511A (en) * 1981-12-04 1983-06-21 General Electric Company Blends of polyphenylene ether resins and styrene-tert-butylstyrene copolymers
JPH10146437A (ja) * 1996-11-18 1998-06-02 Sankyo Kk 遊技機
JPH11161559A (ja) * 1997-11-28 1999-06-18 Oki Electric Ind Co Ltd パリティチェック機能付き記憶装置
US6553523B1 (en) * 1999-08-13 2003-04-22 Jeffrey V. Lindholm System and method for verifying configuration of a programmable logic device
US6886116B1 (en) * 2001-07-26 2005-04-26 Emc Corporation Data storage system adapted to validate error detection logic used in such system
EP1438662A2 (en) * 2001-10-11 2004-07-21 Altera Corporation Error detection on programmable logic resources
US7257750B1 (en) * 2005-01-13 2007-08-14 Lattice Semiconductor Corporation Self-verification of configuration memory in programmable logic devices
JP2006221334A (ja) * 2005-02-09 2006-08-24 Tdk Corp メモリコントローラ、フラッシュメモリシステム及びフラッシュメモリの制御方法

Similar Documents

Publication Publication Date Title
JP2006344223A5 (enExample)
CN106291336B (zh) 一种fpga测试配置码流实时下载方法及系统
JP5048972B2 (ja) プログラマブル・デバイスの構成エラー検出の偽陽性の低減
US20080071499A1 (en) Run-time performance verification system
CN108351907B (zh) 用于调试电路设计的方法和电路
CN103176876B (zh) 一种高效安全的计算机在线自检方法及自检装置
WO2016106605A1 (zh) 一种fpga功能模块仿真验证方法及其系统
US9009548B2 (en) Memory testing of three dimensional (3D) stacked memory
JP2015506039A5 (enExample)
CN106098104A (zh) Fpga芯片内嵌bram核的测试系统及方法
US9513984B2 (en) Hardware signal logging in embedded block random access memory
US20160224714A1 (en) Logical equivalency check with dynamic mode change
CN112698994A (zh) 一种用于fpga内部资源测试的部分位流回读技术
CN100517254C (zh) 数据线测试方法
CN105183641B (zh) 一种内核模块的数据一致性校验方法及系统
CN109086186A (zh) 日志检测方法及装置
CN100428364C (zh) 存储器地址线测试方法
TWI382423B (zh) 記憶裝置及其測試方法
CN100446129C (zh) 一种内存故障测试的方法及系统
KR101958540B1 (ko) 온 칩 dram을 사용한 멀티코어 환경에서의 포스트 실리콘 디버그 장치 및 방법
CN114186396B (zh) 芯片的仿真测试方法、装置、设备及系统
CN115510782A (zh) 定位验证错误的方法、电子设备和存储介质
CN104951583A (zh) 数字集成电路仿真方法及仿真器
CN115168190A (zh) 定位逻辑系统设计的错误的方法、电子设备及存储介质
CN107944151A (zh) 使用二进制保存激励和仿真结果的链路层验证平台和方法