JP2006332619A5 - - Google Patents

Download PDF

Info

Publication number
JP2006332619A5
JP2006332619A5 JP2006118791A JP2006118791A JP2006332619A5 JP 2006332619 A5 JP2006332619 A5 JP 2006332619A5 JP 2006118791 A JP2006118791 A JP 2006118791A JP 2006118791 A JP2006118791 A JP 2006118791A JP 2006332619 A5 JP2006332619 A5 JP 2006332619A5
Authority
JP
Japan
Prior art keywords
oxide film
film
silicon oxide
protective layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006118791A
Other languages
Japanese (ja)
Other versions
JP2006332619A (en
JP5052033B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2006118791A priority Critical patent/JP5052033B2/en
Priority claimed from JP2006118791A external-priority patent/JP5052033B2/en
Publication of JP2006332619A publication Critical patent/JP2006332619A/en
Publication of JP2006332619A5 publication Critical patent/JP2006332619A5/ja
Application granted granted Critical
Publication of JP5052033B2 publication Critical patent/JP5052033B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (10)

基板上に金属膜を形成し、
前記金属膜に酸素を含む雰囲気中でプラズマ処理を行うことにより、前記金属膜の表面に金属酸化膜を形成し、
前記金属酸化膜上に下地膜を形成し、
前記下地膜上に薄膜トランジスタを有する素子層を形成し、
前記素子層上に保護層を形成し、
記下地膜、前記素子層、及び前記保護層を選択的に除去して、開口部を形成し、
前記基板から前記下地膜、前記素子層、及び前記保護層を分離し、
可撓性を有する第1及び第2のフィルムを用いて前記下地膜、前記素子層、及び前記保護層を封止し、
前記基板付近でのプラズマの電子密度は1×1011cm−3以上1×1013cm−3以下であり、電子温度は0.5eV以上1.5eV以下であることを特徴とする半導体装置の作製方法。
Form a metal film on the substrate,
By performing plasma treatment in an atmosphere containing oxygen on the metal film, a metal oxide film is formed on the surface of the metal film,
Forming a base film on the metal oxide film;
Forming an element layer having a thin film transistor on the base film;
Forming a protective layer on the element layer;
Before SL base film, the element layer, and selectively removing the protective layer, to form an opening,
Separating the base film, the element layer, and the protective layer from the substrate;
Sealing the base film, the element layer, and the protective layer using the first and second films having flexibility,
An electron density of plasma in the vicinity of the substrate is 1 × 10 11 cm −3 or more and 1 × 10 13 cm −3 or less, and an electron temperature is 0.5 eV or more and 1.5 eV or less. Manufacturing method.
基板上に酸素を含む雰囲気中でプラズマを用いて金属酸化膜を形成し、
前記金属酸化膜上に下地膜を形成し、
前記下地膜上に薄膜トランジスタを有する素子層を形成し、
前記素子層上に保護層を形成し、
記下地膜、前記素子層、及び前記保護層を選択的に除去して、開口部を形成し、
前記基板から前記下地膜、前記素子層、及び前記保護層を分離し、
可撓性を有する第1及び第2のフィルムを用いて前記下地膜、前記素子層、及び前記保護層を封止し、
前記基板付近でのプラズマの電子密度は1×1011cm−3以上1×1013cm−3以下であり、電子温度は0.5eV以上1.5eV以下であることを特徴とする半導体装置の作製方法。
A metal oxide film is formed on the substrate using plasma in an atmosphere containing oxygen,
Forming a base film on the metal oxide film;
Forming an element layer having a thin film transistor on the base film;
Forming a protective layer on the element layer;
Before SL base film, the element layer, and selectively removing the protective layer, to form an opening,
Separating the base film, the element layer, and the protective layer from the substrate;
Sealing the base film, the element layer, and the protective layer using the first and second films having flexibility,
An electron density of plasma in the vicinity of the substrate is 1 × 10 11 cm −3 or more and 1 × 10 13 cm −3 or less, and an electron temperature is 0.5 eV or more and 1.5 eV or less. Manufacturing method.
基板上に絶縁膜を形成し、
前記絶縁膜上に金属膜を形成し、
前記金属膜に酸素を含む雰囲気中でプラズマ処理を行うことにより、前記金属膜の表面に金属酸化膜を形成し、
前記金属酸化膜上に酸化珪素膜を形成し、
前記酸化珪素膜に窒素を含む雰囲気中でプラズマ処理を行うことにより、前記酸化珪素膜の表面を窒化し、
前記表面が窒化された酸化珪素膜上に窒素を含む酸化珪素膜を形成し、
前記窒素を含む酸化珪素膜上に薄膜トランジスタを有する素子層を形成し、
前記素子層上に保護層を形成し、
記表面が窒化された酸化珪素膜、前記窒素を含む酸化珪素膜、前記素子層、及び前記保護層を選択的に除去して、開口部を形成し、
前記基板から前記表面が窒化された酸化珪素膜、前記窒素を含む酸化珪素膜、前記素子層、及び前記保護層を分離し、
可撓性を有する第1及び第2のフィルムを用いて前記表面が窒化された酸化珪素膜、前記窒素を含む酸化珪素膜、前記素子層、及び前記保護層を封止し、
前記基板付近でのプラズマの電子密度は1×1011cm−3以上1×1013cm−3以下であり、電子温度は0.5eV以上1.5eV以下であることを特徴とする半導体装置の作製方法。
An insulating film is formed on the substrate,
Forming a metal film on the insulating film;
By performing plasma treatment in an atmosphere containing oxygen on the metal film, a metal oxide film is formed on the surface of the metal film,
Forming a silicon oxide film on the metal oxide film;
By performing plasma treatment in an atmosphere containing nitrogen on the silicon oxide film, the surface of the silicon oxide film is nitrided,
Forming a silicon oxide film containing nitrogen on the silicon oxide film having a nitrided surface;
Forming an element layer having a thin film transistor on the silicon oxide film containing nitrogen;
Forming a protective layer on the element layer;
Before Symbol surface oxidized silicon film is nitrided, a silicon oxide film containing the nitrogen, the element layer, and selectively removing the protective layer, to form an opening,
Separating the silicon oxide film having the surface nitrided from the substrate, the silicon oxide film containing nitrogen, the element layer, and the protective layer;
Sealing the silicon oxide film nitrided on the surface using the first and second films having flexibility, the silicon oxide film containing nitrogen, the element layer, and the protective layer;
An electron density of plasma in the vicinity of the substrate is 1 × 10 11 cm −3 or more and 1 × 10 13 cm −3 or less, and an electron temperature is 0.5 eV or more and 1.5 eV or less. Manufacturing method.
基板上に絶縁膜を形成し、
前記絶縁膜上に酸素を含む雰囲気中でプラズマを用いて金属酸化膜を形成し、
前記金属酸化膜上に酸化珪素膜を形成し、
前記酸化珪素膜に窒素を含む雰囲気中でプラズマ処理を行うことにより、前記酸化珪素膜の表面を窒化し、
前記表面が窒化された酸化珪素膜上に窒素を含む酸化珪素膜を形成し、
前記窒素を含む酸化珪素膜上に薄膜トランジスタを有する素子層を形成し、
前記素子層上に保護層を形成し、
記表面が窒化された酸化珪素膜、前記窒素を含む酸化珪素膜、前記素子層、及び前記保護層を選択的に除去して、開口部を形成し、
前記基板から前記表面が窒化された酸化珪素膜、前記窒素を含む酸化珪素膜、前記素子層、及び前記保護層を分離し、
可撓性を有する第1及び第2のフィルムを用いて前記表面が窒化された酸化珪素膜、前記窒素を含む酸化珪素膜、前記素子層、及び前記保護層を封止し、
前記基板付近でのプラズマの電子密度は1×1011cm−3以上1×1013cm−3以下であり、電子温度は0.5eV以上1.5eV以下であることを特徴とする半導体装置の作製方法。
An insulating film is formed on the substrate,
Forming a metal oxide film on the insulating film using plasma in an atmosphere containing oxygen;
Forming a silicon oxide film on the metal oxide film;
By performing plasma treatment in an atmosphere containing nitrogen on the silicon oxide film, the surface of the silicon oxide film is nitrided,
Forming a silicon oxide film containing nitrogen on the silicon oxide film having a nitrided surface;
Forming an element layer having a thin film transistor on the silicon oxide film containing nitrogen;
Forming a protective layer on the element layer;
Before Symbol surface silicon oxide film is nitrided, a silicon oxide film containing the nitrogen, the element layer, and selectively removing the protective layer, to form an opening,
Separating the silicon oxide film having the surface nitrided from the substrate, the silicon oxide film containing nitrogen, the element layer, and the protective layer;
Sealing the silicon oxide film nitrided on the surface using the first and second films having flexibility, the silicon oxide film containing nitrogen, the element layer, and the protective layer;
An electron density of plasma in the vicinity of the substrate is 1 × 10 11 cm −3 or more and 1 × 10 13 cm −3 or less, and an electron temperature is 0.5 eV or more and 1.5 eV or less. Manufacturing method.
請求項3または4において、前記窒素を含む雰囲気は、NもしくはNHと、希ガスとの混合ガス、または、NもしくはNHと、希ガスと、Hとの混合ガスであることを特徴とする半導体装置の作製方法。 It according to claim 3 or 4, the atmosphere containing the nitrogen, and N 2 or NH 3, mixed gas of a noble gas or a N 2 or NH 3, a rare gas, a mixed gas of H 2 A method for manufacturing a semiconductor device. 請求項1乃至5のいずれか一において、前記酸素を含む雰囲気は、OもしくはNOと、希ガスとの混合ガス、または、OもしくはNOと、希ガスと、水素との混合ガスであることを特徴とする半導体装置の作製方法。 In any one of claims 1 to 5, an atmosphere containing the oxygen, and O 2 or N 2 O, a mixed gas of a rare gas or, and O 2 or N 2 O, and a rare gas, and hydrogen A method for manufacturing a semiconductor device, which is a mixed gas. 請求項1乃至6のいずれか一において、前記プラズマを発生させる電源の周波数は2.45GHzであることを特徴とする半導体装置の作製方法。   7. The method for manufacturing a semiconductor device according to claim 1, wherein a frequency of a power source that generates the plasma is 2.45 GHz. 請求項1乃至7のいずれか一において、前記プラズマの電位は5V以下であることを特徴とする半導体装置の作製方法。   The method for manufacturing a semiconductor device according to claim 1, wherein the plasma potential is 5 V or less. 請求項1乃至8のいずれか一において、前記保護層として、DLC膜、炭素を含む膜、窒素を含む酸化珪素膜、酸素を含む窒化珪素膜、または樹脂材料からなる膜を形成することを特徴とする半導体装置の作製方法。9. The protective layer according to claim 1, wherein a DLC film, a film containing carbon, a silicon oxide film containing nitrogen, a silicon nitride film containing oxygen, or a film made of a resin material is formed as the protective layer. A method for manufacturing a semiconductor device. 請求項1乃至9のいずれか一において、前記開口部を、UV光またはレーザー光の照射により形成することを特徴とする半導体装置の作製方法。10. The method for manufacturing a semiconductor device according to claim 1, wherein the opening is formed by irradiation with UV light or laser light.
JP2006118791A 2005-04-28 2006-04-24 Method for manufacturing semiconductor device Expired - Fee Related JP5052033B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006118791A JP5052033B2 (en) 2005-04-28 2006-04-24 Method for manufacturing semiconductor device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005133672 2005-04-28
JP2005133672 2005-04-28
JP2006118791A JP5052033B2 (en) 2005-04-28 2006-04-24 Method for manufacturing semiconductor device

Publications (3)

Publication Number Publication Date
JP2006332619A JP2006332619A (en) 2006-12-07
JP2006332619A5 true JP2006332619A5 (en) 2009-02-26
JP5052033B2 JP5052033B2 (en) 2012-10-17

Family

ID=37553931

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006118791A Expired - Fee Related JP5052033B2 (en) 2005-04-28 2006-04-24 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP5052033B2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008036837A2 (en) * 2006-09-20 2008-03-27 The Board Of Trustees Of The University Of Illinois Release strategies for making transferable semiconductor structures, devices and device components
US8334537B2 (en) * 2007-07-06 2012-12-18 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device
JP5521286B2 (en) * 2008-05-28 2014-06-11 カシオ計算機株式会社 Thin film element manufacturing method
JP6077382B2 (en) * 2012-05-11 2017-02-08 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method of semiconductor device
CN109690734B (en) * 2016-10-07 2023-10-24 株式会社半导体能源研究所 Method for cleaning glass substrate, method for manufacturing semiconductor device, and glass substrate
US11081712B2 (en) 2018-10-26 2021-08-03 Saudi Arabian Oil Company Method and system to modify the performance of a redox flow battery
WO2023013436A1 (en) * 2021-08-05 2023-02-09 東京エレクトロン株式会社 Prediction method, prediction program, prediction device, learning method, learning program, and learning device
CN118016733B (en) * 2024-04-08 2024-06-25 天合光能股份有限公司 Solar cell and method for manufacturing solar cell

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3963961B2 (en) * 1994-08-31 2007-08-22 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3809681B2 (en) * 1996-08-27 2006-08-16 セイコーエプソン株式会社 Peeling method
US6357385B1 (en) * 1997-01-29 2002-03-19 Tadahiro Ohmi Plasma device
JP4748859B2 (en) * 2000-01-17 2011-08-17 株式会社半導体エネルギー研究所 Method for manufacturing light emitting device
KR100760078B1 (en) * 2000-03-13 2007-09-18 다다히로 오미 Method for forming dielectric film
JP2002083691A (en) * 2000-09-06 2002-03-22 Sharp Corp Active matrix driven organic led display unit and its manufacturing method
JP5068402B2 (en) * 2000-12-28 2012-11-07 公益財団法人国際科学振興財団 Dielectric film and method for forming the same, semiconductor device, nonvolatile semiconductor memory device, and method for manufacturing semiconductor device
JP2002371357A (en) * 2001-06-14 2002-12-26 Canon Inc Method for forming silicon-based thin film, silicon-based thin film, semiconductor device, and apparatus for forming silicon-based thin film
KR20040108697A (en) * 2002-03-29 2004-12-24 동경 엘렉트론 주식회사 Method for producing material of electronic device
TWI225668B (en) * 2002-05-13 2004-12-21 Tokyo Electron Ltd Substrate processing method
WO2004017396A1 (en) * 2002-08-14 2004-02-26 Tokyo Electron Limited Method of forming insulation film on semiconductor substrate
WO2004064018A1 (en) * 2003-01-15 2004-07-29 Semiconductor Energy Laboratory Co., Ltd. Separating method and method for manufacturing display device using the separating method
JP4566578B2 (en) * 2003-02-24 2010-10-20 株式会社半導体エネルギー研究所 Method for manufacturing thin film integrated circuit
JP4748943B2 (en) * 2003-02-28 2011-08-17 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device

Similar Documents

Publication Publication Date Title
JP2006332619A5 (en)
JP2006332634A5 (en)
TW200703468A (en) Semiconductor device and method for manufacturing the same
EP1981076A4 (en) Method for manufacturing silicon carbide semiconductor device
TW200717651A (en) Method and system for forming a high-k dielectric layer
JP2010534935A5 (en)
JP2008547220A5 (en)
JP2004193162A5 (en)
TW200727346A (en) Method for manufacturing semiconductor device and plasma oxidation method
EP1361606A4 (en) Method of producing electronic device material
JP2010016163A5 (en)
JP2006332604A5 (en)
JP2006173327A (en) Thin film transistor, and manufacturing method and apparatus therefor
KR20120112264A (en) Method for forming germanium oxide film and material for electronic device
JP2006332606A5 (en)
JP2018056560A5 (en)
TW200618298A (en) Fabrication method of thin film transistor
WO2005083795A8 (en) Method for manufacturing semiconductor device and plasma oxidation method
JP2007043121A5 (en)
TW200419672A (en) Substrate processing method
JP2006128638A5 (en)
TW200629382A (en) Metal oxide layer formed on substrates and its fabrication methods
TW200707574A (en) Manufacturing method of semiconductor device
TW200636931A (en) Semiconductor device having nitridated oxide layer and method therefor
JP2007073503A5 (en)