JP2006309734A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006309734A5 JP2006309734A5 JP2006085007A JP2006085007A JP2006309734A5 JP 2006309734 A5 JP2006309734 A5 JP 2006309734A5 JP 2006085007 A JP2006085007 A JP 2006085007A JP 2006085007 A JP2006085007 A JP 2006085007A JP 2006309734 A5 JP2006309734 A5 JP 2006309734A5
- Authority
- JP
- Japan
- Prior art keywords
- oite
- memory
- tag
- sets
- period
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006085007A JP4364878B2 (ja) | 2005-03-31 | 2006-03-27 | 演算処理装置 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005102105 | 2005-03-31 | ||
| JP2006085007A JP4364878B2 (ja) | 2005-03-31 | 2006-03-27 | 演算処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006309734A JP2006309734A (ja) | 2006-11-09 |
| JP2006309734A5 true JP2006309734A5 (enExample) | 2009-02-12 |
| JP4364878B2 JP4364878B2 (ja) | 2009-11-18 |
Family
ID=37476495
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006085007A Expired - Fee Related JP4364878B2 (ja) | 2005-03-31 | 2006-03-27 | 演算処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4364878B2 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4519151B2 (ja) * | 2007-03-20 | 2010-08-04 | 富士通株式会社 | キャッシュ制御回路 |
| JP5167952B2 (ja) * | 2008-05-26 | 2013-03-21 | 富士通株式会社 | キャッシュメモリシステム |
| JP5338905B2 (ja) * | 2009-05-29 | 2013-11-13 | 富士通株式会社 | キャッシュ制御装置およびキャッシュ制御方法 |
| JP5607175B2 (ja) * | 2010-03-08 | 2014-10-15 | ヒューレット−パッカード デベロップメント カンパニー エル.ピー. | データ記憶装置及び方法 |
| JP5484281B2 (ja) * | 2010-09-21 | 2014-05-07 | 三菱電機株式会社 | 情報処理システム |
| US9703704B2 (en) * | 2012-05-01 | 2017-07-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
-
2006
- 2006-03-27 JP JP2006085007A patent/JP4364878B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2009527820A5 (enExample) | ||
| JP2010102719A5 (enExample) | ||
| WO2010051621A8 (en) | Bridge device having a virtual page buffer | |
| JP2006195569A5 (enExample) | ||
| JP2010113702A5 (enExample) | ||
| US9830272B2 (en) | Cache memory staged reopen | |
| ATE491181T1 (de) | Konfigurierbarer cache für einen mikroprozessor | |
| EP1898409A4 (en) | DATA REGISTRY DEVICE AND DATA REGISTRATION METHOD AND COMPUTER PROGRAM | |
| JP2015534169A5 (enExample) | ||
| DE602007007566D1 (de) | Verschleierung von Speicherzugriffsmustern | |
| WO2008149839A1 (ja) | 画像表示制御装置、ゲーム装置並びにプログラム及びこれを記録した記録媒体 | |
| JP2006309734A5 (enExample) | ||
| JP2011507073A5 (enExample) | ||
| JP2008522264A5 (enExample) | ||
| JP2011018427A5 (enExample) | ||
| JP2009512090A5 (enExample) | ||
| JP2012532401A5 (enExample) | ||
| CN102508802A (zh) | 基于并行随机存储器的数据写入、读取方法、装置及系统 | |
| JP2009233022A5 (enExample) | ||
| JP2010198171A5 (ja) | Usbホストコントローラ | |
| JP2009503749A5 (enExample) | ||
| WO2006082154A3 (en) | System and method for a memory with combined line and word access | |
| JP2008210184A5 (enExample) | ||
| TW200739544A (en) | Information recording medium, information recording apparatus and method, and computer-readable recording medium recording thereon a computer program | |
| TWI605450B (zh) | 在自旋轉移力矩記憶體中之寫入操作技術 |