JP2006303554A - 論理レベル変換回路及びそれを用いた位相同期回路 - Google Patents

論理レベル変換回路及びそれを用いた位相同期回路 Download PDF

Info

Publication number
JP2006303554A
JP2006303554A JP2005117753A JP2005117753A JP2006303554A JP 2006303554 A JP2006303554 A JP 2006303554A JP 2005117753 A JP2005117753 A JP 2005117753A JP 2005117753 A JP2005117753 A JP 2005117753A JP 2006303554 A JP2006303554 A JP 2006303554A
Authority
JP
Japan
Prior art keywords
signal
circuit
threshold
outputs
conversion circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005117753A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006303554A5 (enExample
Inventor
Takashi Kawamoto
高司 川本
Masaru Kokubo
優 小久保
Takashi Oshima
俊 大島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2005117753A priority Critical patent/JP2006303554A/ja
Priority to TW095108888A priority patent/TW200642282A/zh
Priority to KR1020060033607A priority patent/KR20060109325A/ko
Priority to CNA2006100723472A priority patent/CN1848682A/zh
Priority to US11/403,968 priority patent/US7446614B2/en
Publication of JP2006303554A publication Critical patent/JP2006303554A/ja
Publication of JP2006303554A5 publication Critical patent/JP2006303554A5/ja
Priority to US12/243,553 priority patent/US20090096540A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0021—Modifications of threshold
    • H03K19/0027—Modifications of threshold in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2005117753A 2005-04-15 2005-04-15 論理レベル変換回路及びそれを用いた位相同期回路 Pending JP2006303554A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2005117753A JP2006303554A (ja) 2005-04-15 2005-04-15 論理レベル変換回路及びそれを用いた位相同期回路
TW095108888A TW200642282A (en) 2005-04-15 2006-03-16 Logical level converter and phase locked loop using the same
KR1020060033607A KR20060109325A (ko) 2005-04-15 2006-04-13 논리 레벨 변환 회로 및 그것을 이용한 위상 동기 회로
CNA2006100723472A CN1848682A (zh) 2005-04-15 2006-04-14 逻辑电平转换电路和使用了它的相位同步电路
US11/403,968 US7446614B2 (en) 2005-04-15 2006-04-14 Logical level converter and phase locked loop using the same
US12/243,553 US20090096540A1 (en) 2005-04-15 2008-10-01 Logical level converter and phase locked loop using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005117753A JP2006303554A (ja) 2005-04-15 2005-04-15 論理レベル変換回路及びそれを用いた位相同期回路

Publications (2)

Publication Number Publication Date
JP2006303554A true JP2006303554A (ja) 2006-11-02
JP2006303554A5 JP2006303554A5 (enExample) 2008-01-17

Family

ID=37078079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005117753A Pending JP2006303554A (ja) 2005-04-15 2005-04-15 論理レベル変換回路及びそれを用いた位相同期回路

Country Status (5)

Country Link
US (2) US7446614B2 (enExample)
JP (1) JP2006303554A (enExample)
KR (1) KR20060109325A (enExample)
CN (1) CN1848682A (enExample)
TW (1) TW200642282A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010219882A (ja) * 2009-03-17 2010-09-30 Hitachi Ltd 信号レベル変換回路および位相同期回路
JP2010541322A (ja) * 2007-09-21 2010-12-24 クゥアルコム・インコーポレイテッド 信号追跡を行う信号生成器
US8385474B2 (en) 2007-09-21 2013-02-26 Qualcomm Incorporated Signal generator with adjustable frequency
US8446976B2 (en) 2007-09-21 2013-05-21 Qualcomm Incorporated Signal generator with adjustable phase

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7965805B2 (en) * 2007-09-21 2011-06-21 Qualcomm Incorporated Signal generator with signal tracking
CN100586022C (zh) * 2008-03-05 2010-01-27 钰创科技股份有限公司 可调整翻转点的反相器、或非门以及与非门
US9641113B2 (en) 2014-02-28 2017-05-02 General Electric Company System and method for controlling a power generation system based on PLL errors
CN119995534B (zh) * 2025-01-16 2025-10-17 中山大学 一种基于并行数字算法的高频数字锁相放大器及控制方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5778611A (en) * 1980-10-31 1982-05-17 Matsushita Electric Ind Co Ltd Digital signal reproducing method
JPS63217712A (ja) * 1987-03-05 1988-09-09 Matsushita Electric Ind Co Ltd デイジタル情報再生装置
JP2000078003A (ja) * 1998-08-28 2000-03-14 Seiko Epson Corp Ｐｌｌ回路
JP2001243715A (ja) * 2000-02-24 2001-09-07 Sony Corp 波形整形回路
JP2001358565A (ja) * 2000-06-13 2001-12-26 Hitachi Ltd 周波数可変発振回路およびそれを用いた位相同期回路
JP2003347936A (ja) * 2001-11-02 2003-12-05 Seiko Epson Corp クロック整形回路および電子機器

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3163484B2 (ja) 1990-09-29 2001-05-08 アンリツ株式会社 波形整形回路およびディジタル信号解析装置
US5210712A (en) 1990-09-29 1993-05-11 Anritsu Corporation Waveform shaping circuit and digital signal analyzing apparatus using the same
JP4167747B2 (ja) 1998-04-13 2008-10-22 株式会社ルネサステクノロジ 周波数可変発振回路及びそれを用いた位相同期回路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5778611A (en) * 1980-10-31 1982-05-17 Matsushita Electric Ind Co Ltd Digital signal reproducing method
JPS63217712A (ja) * 1987-03-05 1988-09-09 Matsushita Electric Ind Co Ltd デイジタル情報再生装置
JP2000078003A (ja) * 1998-08-28 2000-03-14 Seiko Epson Corp Ｐｌｌ回路
JP2001243715A (ja) * 2000-02-24 2001-09-07 Sony Corp 波形整形回路
JP2001358565A (ja) * 2000-06-13 2001-12-26 Hitachi Ltd 周波数可変発振回路およびそれを用いた位相同期回路
JP2003347936A (ja) * 2001-11-02 2003-12-05 Seiko Epson Corp クロック整形回路および電子機器

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010541322A (ja) * 2007-09-21 2010-12-24 クゥアルコム・インコーポレイテッド 信号追跡を行う信号生成器
JP2010541321A (ja) * 2007-09-21 2010-12-24 クゥアルコム・インコーポレイテッド 調整可能位相を有する信号生成器
US8385474B2 (en) 2007-09-21 2013-02-26 Qualcomm Incorporated Signal generator with adjustable frequency
US8446976B2 (en) 2007-09-21 2013-05-21 Qualcomm Incorporated Signal generator with adjustable phase
JP2010219882A (ja) * 2009-03-17 2010-09-30 Hitachi Ltd 信号レベル変換回路および位相同期回路

Also Published As

Publication number Publication date
US7446614B2 (en) 2008-11-04
TW200642282A (en) 2006-12-01
US20060261873A1 (en) 2006-11-23
US20090096540A1 (en) 2009-04-16
CN1848682A (zh) 2006-10-18
KR20060109325A (ko) 2006-10-19

Similar Documents

Publication Publication Date Title
JP5102603B2 (ja) 半導体集積回路
US7737792B2 (en) Phase Locked loop circuit and semiconductor integrated circuit device using the same
US8134392B2 (en) Phase locked loop
US10855292B2 (en) Phase locked loop
US20090096540A1 (en) Logical level converter and phase locked loop using the same
US7809345B2 (en) Digital PLL and applications thereof
US20130342256A1 (en) Temperature-independent oscillators and delay elements
US8022774B2 (en) Phase-locked loop circuit, recording-and-reproducing apparatus, and electronic apparatus
US7616067B2 (en) Phase synchronization circuit and electronic apparatus
US20080036551A1 (en) Voltage controlled oscillator having a bandwidth adjusted amplitude control loop
JP4213359B2 (ja) 信号生成回路、タイミングリカバリｐｌｌ，信号生成システム及び信号生成方法
JP2938562B2 (ja) 位相同期回路ｉｃ
US6493305B1 (en) Pulse width control circuit
JP2001210020A (ja) 記録情報再生装置
JP2003023354A (ja) デジタル制御発振器
CN120500812A (zh) 用于压控振荡器（vco）或其他应用的缓冲器
JP2001135038A (ja) Ｐｌｌ回路及びデータ読み取り装置
KR20050009847A (ko) 다중 레벨 전압 전류 변환부를 갖는 위상 고정루프(Ｐｈａｓｅ-Ｌｏｃｋ-Ｌｏｏｐ) 및 이를 이용한 클럭위상 동기 방법
KR100569878B1 (ko) 넓은 주파수 대역에서 동작이 가능한 위상동기루프 구조
JP4555379B2 (ja) 位相同期回路およびそれを用いた半導体集積回路装置
JP2000260130A (ja) Ｐｌｌクロック発生回路およびこれを用いる光ディスク再生装置
US20060285619A1 (en) Digital control oscillator
JP2001084709A (ja) Ｐｌｌ回路
JP2003234652A (ja) Ｐｌｌ回路
WO1998048514A2 (en) Frequency synthesizer, particularly for use in a channel ic for hard disks

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071113

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071113

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20071113

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090826

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090908

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091106

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100119

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100518