JP2006183115A - Metal mask - Google Patents

Metal mask Download PDF

Info

Publication number
JP2006183115A
JP2006183115A JP2004380446A JP2004380446A JP2006183115A JP 2006183115 A JP2006183115 A JP 2006183115A JP 2004380446 A JP2004380446 A JP 2004380446A JP 2004380446 A JP2004380446 A JP 2004380446A JP 2006183115 A JP2006183115 A JP 2006183115A
Authority
JP
Japan
Prior art keywords
mask
metal mask
corners
wafer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004380446A
Other languages
Japanese (ja)
Inventor
Matsutaro Naito
松太郎 内藤
Shiro Murakami
資郎 村上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Miyazaki Epson Corp
Original Assignee
Miyazaki Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Miyazaki Epson Corp filed Critical Miyazaki Epson Corp
Priority to JP2004380446A priority Critical patent/JP2006183115A/en
Publication of JP2006183115A publication Critical patent/JP2006183115A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Physical Vapour Deposition (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To solve such problems that, when a resist is coated by a spin coater, resist liquid spread by centrifugal force is stored at four corners of a wafer and thicknesses at the corners are increased as compared with that of a center portion, and when vapor deposition or sputtering is performed by mounting the resist film on the conventional metal mask with residues of the resist film remaining on the corners, adhesion of upper and lower masks 21, 23 to the wafer is worsened by the residues of the resist, and the accuracy of the vapor deposition pattern is degraded. <P>SOLUTION: The metal mask comprises an upper mask 2 having open windows 5 of a plurality of predetermined patterns, a middle plate 3 having an opening part 6, and a lower mask 4 having open windows 6 of a plurality of predetermined patterns. The metal mask is formed by applying triangular half etching 10, 11 to four corners of faces of the upper mask 2 and the lower mask 4 in contact with the middle plate 3. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明はメタルマスクに関し、特にフォトリソを用いて加工するデバイス用に改善したメタルマスクに関するものである。   The present invention relates to a metal mask, and more particularly to an improved metal mask for a device processed using photolithography.

最近、水晶基板の加工法としてフォトリソ技法を用いて種々の加工を行うことが多い。例えば、矩形のATカット水晶基板(ウエハ)上にスピンコータを用いてフォトレジストを塗布し、ガラスマスクを通して露光し、これを現像して所望のパターンを形成し、更にエッチング加工してウエハを所定の形状に加工する。 そして、剥離剤を用いてレジスト膜を剥離して、加工したウエハを得る。この加工したウエハにメタルマスクを用いて電極等を付着して圧電デバイスを構成する。   Recently, various processing is often performed using a photolithographic technique as a processing method of a quartz substrate. For example, a photoresist is applied onto a rectangular AT-cut quartz substrate (wafer) using a spin coater, exposed through a glass mask, developed to form a desired pattern, and further etched to form a predetermined wafer. Process into shape. Then, the resist film is removed using a release agent to obtain a processed wafer. A piezoelectric device is configured by attaching electrodes or the like to the processed wafer using a metal mask.

メタルマスクは半導体デバイスから圧電振動子等の圧電デバイスまで、種々の電子デバイスを加工する際に治具として用いられる。図3は従来の被加工基板の上下面を加工するメタルマスクの構成を示す図であって、同図(a)は平面図、同図(b)はQ−Qにおける断面図である。メタルマスク本体20は、一般に上マスク21と、中板22と、下マスク23とからなる。  The metal mask is used as a jig when processing various electronic devices from semiconductor devices to piezoelectric devices such as piezoelectric vibrators. 3A and 3B are views showing the configuration of a conventional metal mask for processing the upper and lower surfaces of a substrate to be processed, wherein FIG. 3A is a plan view and FIG. 3B is a cross-sectional view taken along QQ. The metal mask main body 20 generally includes an upper mask 21, an intermediate plate 22, and a lower mask 23.

図3(a)に示すように上マスク21には所定の位置に所望のパターンの開口窓25が複数形成され、下マスクにも所定の位置に複数の所望のパターンの開口窓26が形成される。中板22には被加工基板(ウエハ)24、例えばATカット水晶基板とほぼ同じ大きさの開口部を設け、中板22の厚さはウエハ24の厚さとほぼ同等の厚さとしている。下マスク23に中板22を固定し、中板22の開口部にウエハ24を収容した後で、上マスク21を中板22、下マスク23と共に固定する。この際、中板22とウエハ24とのガタをできるだけ少なくし、上下マスク21、23とウエハ24とを密着することが望ましい。そして、上下マスク21、23の開口窓25、26を通して、ウエハ24に所望の物質、例えば電極用の金属材料を蒸着装置等を用いて付着する。
特開2000−54168号公報
As shown in FIG. 3A, the upper mask 21 has a plurality of desired pattern opening windows 25 at predetermined positions, and the lower mask has a plurality of desired pattern opening windows 26 at predetermined positions. The The intermediate plate 22 is provided with an opening having a size substantially the same as that of a substrate (wafer) 24 to be processed, for example, an AT-cut quartz crystal substrate, and the thickness of the intermediate plate 22 is substantially equal to the thickness of the wafer 24. After the middle plate 22 is fixed to the lower mask 23 and the wafer 24 is accommodated in the opening of the middle plate 22, the upper mask 21 is fixed together with the middle plate 22 and the lower mask 23. At this time, it is desirable that the backlash between the intermediate plate 22 and the wafer 24 is reduced as much as possible, and the upper and lower masks 21 and 23 and the wafer 24 are in close contact with each other. Then, a desired substance, for example, a metal material for an electrode is attached to the wafer 24 through the opening windows 25 and 26 of the upper and lower masks 21 and 23 using a vapor deposition apparatus or the like.
JP 2000-54168 A

しかしながら、メタルマスクを用いる前段階において、剥離剤を用いてレジスト膜を剥離する際に、図4に示すようにウエハの4つの隅にレジスト膜が若干残る場合がある。これはレジストをスピンコータにより塗布したときに、遠心力で広がったレジスト液がウエハの四隅に溜まり易いので、中央部分より厚膜になることが原因である。隅にレジスト膜の残渣27がある状態で、図3に示すような従来のメタルマスクに装填して蒸着あるいはスパッタを行うと、レジストの残渣27により上下のマスク21、23とウエハとの密着が悪くなり、形成する蒸着パターンの精度が劣化するという問題があった。さらに、蒸着あるいはスパッタを行う際の熱によりレジスト膜の残渣27が溶け、ウエハを挟んで上下マスクが固着し、ウエハをマスクから取り外す際にウエハが破損するという問題があった。   However, when the resist film is stripped using a stripping agent in the previous stage using the metal mask, the resist film may remain slightly at the four corners of the wafer as shown in FIG. This is because when the resist is applied by a spin coater, the resist solution spread by the centrifugal force tends to accumulate at the four corners of the wafer, so that the film becomes thicker than the central portion. If a conventional metal mask as shown in FIG. 3 is loaded and vapor deposition or sputtering is performed with the resist film residue 27 in the corner, the resist residue 27 causes the upper and lower masks 21 and 23 to adhere to the wafer. There was a problem that the accuracy of the vapor deposition pattern to be formed deteriorated. Furthermore, there is a problem that the resist film residue 27 is melted by heat during vapor deposition or sputtering, the upper and lower masks are fixed with the wafer sandwiched, and the wafer is damaged when the wafer is removed from the mask.

本発明の請求項1の発明は、上マスクと、矩形の被加工基板を収容するための開口部を有する中板と、下マスクとを備えたメタルマスクにおいて、前記上マスク及び下マスクの中板に接する面の被加工基板の四隅に対応する位置に三角状のハーフエッチングを施したメタルマスクを構成することを特徴とする。
請求項2の発明は、上マスクと、矩形の被加工基板を収容するための開口部を有する中板と、下マスクとを備えたメタルマスクにおいて、前記上マスク及び下マスクの中板に接する面の被加工基板の周縁と対応する位置に帯状のハーフエッチングを施したメタルマスクを構成することを特徴とする。
According to a first aspect of the present invention, there is provided a metal mask comprising an upper mask, an intermediate plate having an opening for accommodating a rectangular workpiece substrate, and a lower mask. A metal mask in which triangular half-etching is performed at positions corresponding to the four corners of the substrate to be processed on the surface in contact with the plate is characterized.
The invention according to claim 2 is a metal mask comprising an upper mask, a middle plate having an opening for accommodating a rectangular substrate to be processed, and a lower mask, and is in contact with the middle plate of the upper mask and the lower mask. A metal mask having a strip-like half-etching is formed at a position corresponding to the periphery of the substrate to be processed.

本発明に係るメタルマスクは、フォトリソ加工を行った後にウエハ上の四隅にレジスト膜残渣がある場合でも、上マスク及び下マスクの周縁をハーフエッチングして、前記残渣が上下マスクに当たらないようにしているため、レジスト膜残渣によるマスクパターンの劣化が生じることはなく、またメタルマスクにウエハを充填して真空中で加熱しても、ウエハと上下マスクが固着することがないという利点がある。   In the metal mask according to the present invention, even if there is a resist film residue at the four corners on the wafer after photolithography, the periphery of the upper mask and the lower mask is half-etched so that the residue does not hit the upper and lower masks. Therefore, there is an advantage that the mask pattern does not deteriorate due to the resist film residue, and the wafer and the upper and lower masks do not adhere even if the metal mask is filled with the wafer and heated in vacuum.

図1は本発明に係るメタルマスクの実施の形態を示す図であって、同図(a)は平面図、同図(b)はQ−Qにおける断面図である。メタルマスク本体1は、上マスク2と、中板3と、下マスク4とからなり、上マスク2及び下マスク4にはそれぞれ所定の位置に所望のパターンを有する開口窓5、6が複数個形成されている。また、中板3には開口部が形成され、該開口部に被加工基板7を収容するため、開口部の形状は矩形の被加工基板7の外形形状とほぼ等しく形成され、また、中板3の厚さは被加工基板7の厚さとほぼ等しく設定する。   1A and 1B are diagrams showing an embodiment of a metal mask according to the present invention, in which FIG. 1A is a plan view and FIG. 1B is a cross-sectional view taken along the line Q-Q. The metal mask main body 1 includes an upper mask 2, an intermediate plate 3, and a lower mask 4. The upper mask 2 and the lower mask 4 each have a plurality of opening windows 5 and 6 each having a desired pattern at a predetermined position. Is formed. In addition, an opening is formed in the intermediate plate 3, and the opening 7 is accommodated in the opening so that the shape of the opening is substantially equal to the outer shape of the rectangular substrate 7; The thickness of 3 is set substantially equal to the thickness of the substrate 7 to be processed.

さらに、上マスク2及び下マスク4が中板3に接する面の被加工基板7の四隅と対応する位置に三角形状のハーフエッチングを施して薄くし、被加工基板7上の四隅にレジスト膜残渣が有る場合でも、該残渣が上下のマスクに当たらないようにしている。ハーフエッチングの深さは0.05mm程度エッチングすれば十分である。   Further, the upper mask 2 and the lower mask 4 are thinned by performing triangular half etching at positions corresponding to the four corners of the substrate 7 to be processed on the surface in contact with the intermediate plate 3, and resist film residues are formed at the four corners on the substrate 7 to be processed. Even if there is, the residue is prevented from hitting the upper and lower masks. It is sufficient that the half etching depth is about 0.05 mm.

図2は、第2の実施例のメタルマスクの構成を示す図であって、同図(a)は平面図、同図(b)はQ−Qにおける断面図である。図1(a)、(b)に示された構成要素と同じ構成要素については同じ符号を付ける。第2の発明の特徴は上マスク及び下マスクの中板に接する面の被加工基板7の周縁と対応する位置に帯状のハーフエッチング10、11を施したことである。ハーフエッチング10、11を施すことにより、被加工基板7上の四隅にレジスト膜残渣が有る場合でも、該残渣が上下のマスクに当たらないので、マスクパターンの劣化はなく、また被加工基板7を充填したメタルマスク本体を真空中で加熱しても被加工基板7上のレジスト膜残渣が上下マスク2、4に固着することはない。   2A and 2B are diagrams showing the configuration of the metal mask of the second embodiment, where FIG. 2A is a plan view and FIG. 2B is a cross-sectional view taken along the line Q-Q. Components that are the same as those shown in FIGS. 1A and 1B are given the same reference numerals. A feature of the second invention resides in that strip-shaped half etchings 10 and 11 are performed at positions corresponding to the periphery of the substrate 7 to be processed on the surface in contact with the middle plate of the upper mask and the lower mask. By performing half etching 10 and 11, even when there is a resist film residue at the four corners on the substrate 7 to be processed, the residue does not hit the upper and lower masks. Even if the filled metal mask main body is heated in vacuum, the resist film residue on the substrate 7 to be processed does not adhere to the upper and lower masks 2 and 4.

以上の説明では一つのメタルマスクに一つの被加工基板を収容するものを例示したが、例示したメタルマスクを複数個平面方向に連結一体化した量産バッチ処理用の大形メタルマスクに適用してもよい。   In the above description, an example in which one workpiece substrate is accommodated in one metal mask is exemplified. However, the present invention is applied to a large metal mask for mass production batch processing in which a plurality of exemplified metal masks are connected and integrated in a planar direction. Also good.

本発明に係るメタルマスクの構造を示した概略構成図で、同図(a)は平面図、同図(b)は断面図ある。BRIEF DESCRIPTION OF THE DRAWINGS It is the schematic block diagram which showed the structure of the metal mask based on this invention, the figure (a) is a top view, and the figure (b) is sectional drawing. 第2の実施例の構成を示す図で、同図(a)は平面図、同図(b)は断面図ある。It is a figure which shows the structure of 2nd Example, The figure (a) is a top view, The figure (b) is sectional drawing. 従来のメタルマスクの構成を示す図で、同図(a)は平面図、同図(b)は断面図ある。It is a figure which shows the structure of the conventional metal mask, The figure (a) is a top view, The figure (b) is sectional drawing. 被加工基板上の四隅のレジスト膜残渣を示す平面図である。It is a top view which shows the resist film residue of the four corners on a to-be-processed substrate.

符号の説明Explanation of symbols

1 メタルマスク本体
2 上マスク
3 中板
4 下マスク
開口窓
7 被加工基板
8、9、10、11 ハーフエッチング部


DESCRIPTION OF SYMBOLS 1 Metal mask main body 2 Upper mask 3 Middle board 4 Lower mask opening window 7 Substrate to be processed 8, 9, 10, 11 Half etching part


Claims (2)

上マスクと、矩形の被加工基板を収容するための開口部を有する中板と、下マスクとを備えたメタルマスクにおいて、
前記上マスク及び下マスクの中板に接する面の被加工基板の四隅に対応する位置に三角状のハーフエッチングを施したことを特徴とするメタルマスク。
In a metal mask comprising an upper mask, an intermediate plate having an opening for accommodating a rectangular workpiece substrate, and a lower mask,
A metal mask, wherein triangular half-etching is performed at positions corresponding to the four corners of the substrate to be processed on the surface in contact with the middle plate of the upper mask and the lower mask.
上マスクと、矩形の被加工基板を収容するための開口部を有する中板と、下マスクとを備えたメタルマスクにおいて、
前記上マスク及び下マスクの中板に接する面の被加工基板の周縁と対応する位置に帯状のハーフエッチングを施したことを特徴とするメタルマスク。



In a metal mask comprising an upper mask, an intermediate plate having an opening for accommodating a rectangular workpiece substrate, and a lower mask,
A metal mask, wherein a strip-shaped half-etching is performed at a position corresponding to a peripheral edge of a substrate to be processed on a surface in contact with a middle plate of the upper mask and the lower mask.



JP2004380446A 2004-12-28 2004-12-28 Metal mask Pending JP2006183115A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004380446A JP2006183115A (en) 2004-12-28 2004-12-28 Metal mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004380446A JP2006183115A (en) 2004-12-28 2004-12-28 Metal mask

Publications (1)

Publication Number Publication Date
JP2006183115A true JP2006183115A (en) 2006-07-13

Family

ID=36736443

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004380446A Pending JP2006183115A (en) 2004-12-28 2004-12-28 Metal mask

Country Status (1)

Country Link
JP (1) JP2006183115A (en)

Similar Documents

Publication Publication Date Title
US20090021109A1 (en) Under bump metal film, method for forming same, and surface acoustic wave device
US20100096080A1 (en) Bonding apparatus, method for preventing dissolving of adhesdive agent, and bonding method
JPH04152512A (en) Wafer chuck
JP2008174767A (en) Tool for film deposition
JP2006183115A (en) Metal mask
JP4600140B2 (en) Method for manufacturing piezoelectric vibrating piece
JP2007096369A (en) Metal mask and method of cutting piezoelectric resonator element
JP2008169414A (en) Jig for film deposition
JP2007142795A (en) Method of manufacturing piezoelectric vibration chip, and method of forming alignment marker
JP2006140803A (en) Mesa-type piezoelectric vibrator and its manufacturing method
JP4259019B2 (en) Manufacturing method of electronic parts
JP2008172572A (en) Electrode formation processing method, manufacturing method of surface acoustic wave element, and surface acoustic wave device
JP2007135129A (en) Manufacturing method of piezoelectric vibrating piece and piezoelectric vibrating piece manufactured by method
JP7249898B2 (en) Semiconductor device and method for manufacturing semiconductor device
JP2003142475A (en) Method for manufacturing semiconductor device
JP2006129096A (en) Mesa type piezoelectric vibrator and its manufacturing method
KR0156148B1 (en) Fabrication method of semiconductor device
JP2006262005A (en) Piezoelectric wafer structure
JP2005026847A (en) Method of manufacturing piezoelectric transducer element
JPH0864931A (en) Microelectrode forming method of electronic component
JP6435629B2 (en) Substrate dry etching method
JP2000261266A (en) Film forming mask device for piezoelectric element and storing jig for piezoelectric element
JPH09260270A (en) Manufacture of semiconductor element
JPH04124822A (en) Manufacture of semiconductor device
JP2003273004A (en) Method of manufacturing semiconductor device

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20070403