JP2005527060A5 - - Google Patents

Download PDF

Info

Publication number
JP2005527060A5
JP2005527060A5 JP2004508346A JP2004508346A JP2005527060A5 JP 2005527060 A5 JP2005527060 A5 JP 2005527060A5 JP 2004508346 A JP2004508346 A JP 2004508346A JP 2004508346 A JP2004508346 A JP 2004508346A JP 2005527060 A5 JP2005527060 A5 JP 2005527060A5
Authority
JP
Japan
Prior art keywords
sequence
preset value
rate
reception
sample rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004508346A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005527060A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/IB2003/001792 external-priority patent/WO2003100781A2/en
Publication of JP2005527060A publication Critical patent/JP2005527060A/ja
Publication of JP2005527060A5 publication Critical patent/JP2005527060A5/ja
Pending legal-status Critical Current

Links

JP2004508346A 2002-05-24 2003-04-30 半同期受信器および情報を読み出すための装置 Pending JP2005527060A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02077052 2002-05-24
PCT/IB2003/001792 WO2003100781A2 (en) 2002-05-24 2003-04-30 Semi-synchronous receiver and apparatus for reading information

Publications (2)

Publication Number Publication Date
JP2005527060A JP2005527060A (ja) 2005-09-08
JP2005527060A5 true JP2005527060A5 (https=) 2006-06-22

Family

ID=29558372

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004508346A Pending JP2005527060A (ja) 2002-05-24 2003-04-30 半同期受信器および情報を読み出すための装置

Country Status (7)

Country Link
US (1) US7263049B2 (https=)
EP (1) EP1512148A2 (https=)
JP (1) JP2005527060A (https=)
KR (1) KR20040111679A (https=)
CN (1) CN100375185C (https=)
AU (1) AU2003222402A1 (https=)
WO (1) WO2003100781A2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007020557A1 (en) * 2005-08-19 2007-02-22 Koninklijke Philips Electronics N.V. Timing recovery for semi synchronous receiver
WO2008022226A2 (en) * 2006-08-15 2008-02-21 Ess Technology, Inc. Asynchronous sample rate converter
CN102656472B (zh) * 2009-12-17 2015-11-25 皇家飞利浦电子股份有限公司 具有本地自由运行时钟的直接数字接收器
US9876501B2 (en) * 2013-05-21 2018-01-23 Mediatek Inc. Switching power amplifier and method for controlling the switching power amplifier

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5565930A (en) * 1993-10-26 1996-10-15 Samsung Electronics Co., Ltd. Receiver with oversampling analog-to-digital conversion for digital signals accompanied by analog TV signals
US5457456A (en) 1993-12-16 1995-10-10 At&T Ipm Corp. Data converter with programmable decimation or interpolation factor
US5483292A (en) * 1994-03-09 1996-01-09 Samsung Electronics Co., Ltd. Symbol clock regeneration in digital signal receivers for recovering digital data buried in NTSC TV signals
US5717619A (en) * 1995-10-20 1998-02-10 Cirrus Logic, Inc. Cost reduced time varying fir filter
DE19722873A1 (de) 1997-05-31 1998-12-03 Bosch Gmbh Robert Abtastratenwandler
US6084916A (en) * 1997-07-14 2000-07-04 Vlsi Technology, Inc. Receiver sample rate frequency adjustment for sample rate conversion between asynchronous digital systems
US6086620A (en) * 1997-09-24 2000-07-11 Sony Pictures Entertainment, Inc. Audio sample tracker
US7050483B2 (en) * 2001-12-13 2006-05-23 Motorola, Inc. Low-cost two-stage receiver system for DS-CDMA

Similar Documents

Publication Publication Date Title
WO2006076420A3 (en) High-speed sampling architecture
US7808408B2 (en) Minimizing adverse effects of skew between two analog-to-digital converters
US9893877B2 (en) Circuits, systems, and methods for synchronization of sampling and sample rate setting
EP3776865B1 (en) Systems and methods for performing analog-to-digital conversion across multiple, spatially separated stages
JP5202115B2 (ja) 伝送システム、受信装置および伝送方法
JP5354293B2 (ja) 位相同期装置および位相同期方法
US20070121714A1 (en) Flexible timebase for EYE diagram
DE69223438D1 (de) Abtasttaktrückwinnung für Empfänger, die Viterbi-Verarbeitung benutzen
TW200642294A (en) Double-sampled, time-interleaved analog to digital converter
JPS6424686A (en) Time base correction device
JP2005527060A5 (https=)
WO2004082151A3 (en) Digital if processor
EP0881639A3 (en) Automatic equalization system
US7123894B2 (en) Dynamic range extension system and method
CN112042127A (zh) 用于跨多个空间上分开的级来执行模数转换的系统和方法
EP1045392A3 (en) Sampling clock apparatus for a data reproduction system
EP3547546A1 (en) Systems and methods for performing analog-to-digital conversion across multiple, spatially separated stages
ATE546907T1 (de) Selbsttaktendes verfahren und schaltung zur einstellung der abtastphase in einem überabgetasteten empfänger
EP3547544A1 (en) Systems and methods for performing analog-to-digital conversion across multiple, spatially separated stages
JP6244722B2 (ja) Cdr回路
WO2003100781A3 (en) Semi-synchronous receiver and apparatus for reading information
JP2005512414A5 (https=)
MXPA04005117A (es) Sistema convertidor de velocidad de muestra.
JP3318179B2 (ja) データ受信装置
ATE320110T1 (de) Bitdetektionsanordnung und vorrichtung zur wiedergabe von informationen