JP2005217099A - Multicavity wiring board - Google Patents

Multicavity wiring board Download PDF

Info

Publication number
JP2005217099A
JP2005217099A JP2004020779A JP2004020779A JP2005217099A JP 2005217099 A JP2005217099 A JP 2005217099A JP 2004020779 A JP2004020779 A JP 2004020779A JP 2004020779 A JP2004020779 A JP 2004020779A JP 2005217099 A JP2005217099 A JP 2005217099A
Authority
JP
Japan
Prior art keywords
wiring board
insulating substrate
metal layer
wiring
notch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004020779A
Other languages
Japanese (ja)
Other versions
JP4272550B2 (en
Inventor
Akihiko Funahashi
明彦 舟橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2004020779A priority Critical patent/JP4272550B2/en
Publication of JP2005217099A publication Critical patent/JP2005217099A/en
Application granted granted Critical
Publication of JP4272550B2 publication Critical patent/JP4272550B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a multicavity wiring board, in which even if a force is applied from an outside, an occurrence of unexpected cracks starting from the end of a divided trench is prevented, and electronic components can accurately and reliably be mounted onto each wiring board area of an insulating board. <P>SOLUTION: In the multicavity wiring board, a plurality of wiring board areas 2 are vertically and laterally arranged at the center of a planar insulating board 1, and also a divided trench 4 is formed along a boundary of the wiring board areas 2 on at least one main face of the insulating board 1. On the insulating board 1, a frame-shaped metal layer 5 is formed over all peripheries in the outer peripheral part of the main face or an inner layer, also a notch 5a is formed at a region opposing to a front end of the divided trench 4 in an inner periphery of the metal layer 5, and the front end of the divided trench 4 is entered into the inside of the notch 5a. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、広面積の母基板中に各々が半導体素子や水晶振動子等の電子部品を搭載するための配線基板となる配線基板領域を多数個配列形成して成る多数個取り配線基板に関するものである。   The present invention relates to a multi-cavity wiring board formed by arranging a large number of wiring board regions each serving as a wiring board for mounting electronic components such as semiconductor elements and crystal resonators in a large-area mother board. It is.

従来、半導体素子や水晶振動子等の電子部品を搭載するための配線基板は、例えば酸化アルミニウム質焼結体等の電気絶縁材料から成る絶縁基体の表面に、タングステンやモリブデン等の高融点金属粉末メタライズから成る配線導体を配設することにより形成されている。   Conventionally, wiring boards for mounting electronic components such as semiconductor elements and crystal resonators have a high melting point metal powder such as tungsten or molybdenum on the surface of an insulating base made of an electrically insulating material such as an aluminum oxide sintered body. It is formed by disposing a wiring conductor made of metallization.

そして、配線基板上に電子部品を搭載するとともに、この電子部品の各電極を半田やボンディングワイヤ等の電気的接続手段を介して配線導体に電気的に接続し、しかる後、この配線基板上に金属やセラミックスから成る蓋体あるいはポッティング樹脂を電子部品を覆うようにして接合することによって電子部品を気密に封止し、製品としての電子装置が製作される。   And while mounting an electronic component on a wiring board, each electrode of this electronic component is electrically connected to a wiring conductor through electrical connection means such as solder or bonding wire, and then, on this wiring board. A lid made of metal or ceramics or a potting resin is joined so as to cover the electronic component, whereby the electronic component is hermetically sealed, and an electronic device as a product is manufactured.

ところで、このような配線基板は、近時の電子装置の小型化の要求に伴いその大きさが数mm角程度の極めて小さなものとなってきている。   By the way, such a wiring board has become extremely small with a size of about several mm square in accordance with the recent demand for miniaturization of electronic devices.

そこで、このような小型の配線基板は、その取り扱いを容易なものとするために、また配線基板やこれを使用した電子装置の製作を効率良いものとするために、いわゆる多数個取り配線基板の形態で製作される。   Therefore, in order to facilitate the handling of such a small-sized wiring board and to efficiently manufacture the wiring board and an electronic device using the wiring board, a so-called multi-cavity wiring board is used. Made in form.

このような多数個取り配線基板は、各々が配線導体16を有する多数の配線基板領域12を1枚の広面積の絶縁基板11に縦横に一体に配列形成して成り、各配線基板領域12に電子部品を搭載して封止した後、絶縁基板11を各配線基板領域12毎に分割することにより、多数の電子装置を同時集約的に得るようにしたものである。   Such a multi-piece wiring board is formed by integrally arranging a large number of wiring board regions 12 each having a wiring conductor 16 vertically and horizontally on a single large-area insulating substrate 11. After the electronic components are mounted and sealed, the insulating substrate 11 is divided into each wiring board region 12 so that a large number of electronic devices can be obtained simultaneously and collectively.

このような多数個取り配線基板は、絶縁基板11用のセラミックグリーンシートを準備するとともに、セラミックグリーンシートの少なくとも一方の主面に、カッター刃や金型等により幅および深さが一定の分割溝14用の切り込みを配線基板の境界に沿って形成し、それを高温で焼成することによって製作されている。これを分割溝14に沿って撓折することで、多数の配線基板および電子装置として得ることができる。
特許第2922685号公報
In such a multi-cavity wiring board, a ceramic green sheet for the insulating substrate 11 is prepared, and at least one main surface of the ceramic green sheet is divided into grooves having a constant width and depth by a cutter blade or a mold. The notch for 14 is formed along the boundary of the wiring board, and is manufactured by firing at a high temperature. By bending this along the dividing groove 14, it can be obtained as a large number of wiring boards and electronic devices.
Japanese Patent No. 2922285

しかしながら、上記従来の多数個取り配線基板によれば、配線基板領域12の複数の配線基板領域12毎に分割溝14が形成されており、この絶縁基板11に例えば搬送時や配線基板領域12への電子部品を搭載する際に外部から力が加わると、その力が分割溝14の端部Bに集中して作用し、その端部Bを起点として、絶縁基板11に不用意に割れが発生し、その結果、絶縁基板11の各配線基板領域12に半導体素子や水晶振動子等の電子部品を正確、かつ確実に搭載するのが不可能になるという問題点を有していた。   However, according to the conventional multi-cavity wiring board, the dividing groove 14 is formed for each of the plurality of wiring board areas 12 in the wiring board area 12. When an external force is applied when mounting the electronic component, the force concentrates on the end B of the dividing groove 14 and the insulating substrate 11 is inadvertently cracked starting from the end B. As a result, there has been a problem that it is impossible to mount electronic components such as a semiconductor element and a crystal resonator on each wiring board region 12 of the insulating substrate 11 accurately and reliably.

従って、本発明は、上記従来の問題点に鑑み完成されたものであり、その目的は、搬送時や電子部品を搭載する際等に外部から力が加わっても、分割溝の端部を起点として不用意に割れが発生するのを防止して、絶縁基板の各配線基板領域に半導体素子や水晶振動子等の電子部品を正確、かつ確実に搭載することが可能な多数個取り配線基板を提供することにある。   Accordingly, the present invention has been completed in view of the above-described conventional problems, and its purpose is to start from the end of the dividing groove even when an external force is applied during transportation or mounting of an electronic component. A multi-piece wiring board that can prevent the occurrence of inadvertent cracking and can accurately and surely mount electronic components such as semiconductor elements and crystal units in each wiring board area of the insulating board. It is to provide.

本発明の多数個取り配線基板は、平板状の絶縁基板の中央部に複数の配線基板領域が縦横に配列形成されているとともに、前記絶縁基板の少なくとも一方の主面に、前記配線基板領域の境界に沿って分割溝が形成された多数個取り配線基板であって、前記絶縁基板は、前記主面または内層の外周部に全周にわたって枠状の金属層が形成されているとともに、該金属層の内周部で前記分割溝の先端と対向する部位に切欠きが形成されており、前記分割溝は、その先端が前記切欠きの内側に入り込んでいることを特徴とする。   In the multi-cavity wiring board of the present invention, a plurality of wiring board regions are arranged vertically and horizontally at the center of a flat insulating substrate, and at least one main surface of the insulating substrate is provided with the wiring board region. A multi-piece wiring board in which dividing grooves are formed along a boundary, wherein the insulating substrate has a frame-like metal layer formed on the outer periphery of the main surface or inner layer, and the metal A notch is formed in a portion of the inner periphery of the layer facing the tip of the dividing groove, and the tip of the dividing groove is inserted into the notch.

本発明の多数個取り配線基板において、好ましくは、前記金属層は、前記配線基板領域に形成された配線導体に電気的に接続されているとともに、前記配線導体の露出する表面に電解めっき法でめっき層を被着させるための導電路を成すことを特徴とする。   In the multi-cavity wiring board of the present invention, preferably, the metal layer is electrically connected to a wiring conductor formed in the wiring board region, and an exposed surface of the wiring conductor is electroplated. A conductive path for depositing the plating layer is formed.

本発明の多数個取り配線基板は、絶縁基板は、主面または内層の外周部に全周にわたって枠状の金属層が形成されているとともに、金属層の内周部で分割溝の先端と対向する部位に切欠きが形成されており、分割溝は、その先端が切欠きの内側に入り込んでいることから、搬送時や電子部品を配線基板領域に搭載する際等に外部から力が加わり、その力が、分割構の端部に集中して作用し、その端部を起点として絶縁基板にクラックが発生したとしてもそのクラックの進行は周囲に形成された枠状の金属層が障壁となって有効に阻止することができる。従って、絶縁基板の各配線基板領域に半導体素子や水晶振動子等の電子部品を正確、かつ確実に搭載することが可能な多数個取り配線基板を提供することができる。   In the multi-piece wiring board of the present invention, the insulating substrate has a frame-like metal layer formed on the outer periphery of the main surface or the inner layer over the entire periphery, and faces the tip of the dividing groove at the inner periphery of the metal layer. Since the notch is formed in the part to be cut, and the dividing groove has its tip entering the inside of the notch, external force is applied when transporting or mounting electronic components in the wiring board area, etc. Even if the force concentrates on the edge of the split structure and a crack occurs in the insulating substrate starting from the edge, the progress of the crack is blocked by the frame-shaped metal layer formed around it. Can be effectively prevented. Therefore, it is possible to provide a multi-piece wiring board capable of accurately and surely mounting electronic components such as a semiconductor element and a crystal resonator in each wiring board region of the insulating board.

また、金属層は、外周部に枠状に形成されていることから、絶縁基板の焼成時や電子部品等を搭載した際の変形等を抑制するとともに、強度を高いものとして、不用意に割れにくくすることができる。   In addition, since the metal layer is formed in a frame shape on the outer periphery, it suppresses deformation and the like when firing the insulating substrate or mounting electronic components, etc. Can be difficult.

また、金属層が絶縁基板の主面に形成されている場合には、電子部品を配線基板領域に搭載する際等に加わる力を金属層により吸収緩和して、絶縁基板が割れるのを有効に防止することができる。   In addition, when the metal layer is formed on the main surface of the insulating substrate, the force applied when mounting electronic components on the wiring board region is absorbed and relaxed by the metal layer, which effectively breaks the insulating substrate. Can be prevented.

また、金属層が、電子部品が搭載される側の主面に形成されている場合には、配線基板領域に搭載した電子部品をポッティング樹脂にて電子部品を覆うようにして接合することによって電子部品を気密に封止する際に、金属層を樹脂の流れ防止用としても有効に利用することができる。   In addition, when the metal layer is formed on the main surface on which the electronic component is mounted, the electronic component mounted on the wiring board region is joined by covering the electronic component with potting resin. When sealing the parts in an airtight manner, the metal layer can be used effectively for preventing the resin from flowing.

本発明の多数個取り配線基板において、好ましくは、金属層は、配線基板に形成された配線導体に電気的に接続されているとともに、配線導体の露出する表面に電解めっき法でめっき層を被着させるための導電路を成すことから、金属層を絶縁基板を保護する機能と電解めっき用の導電路としての機能とを両立させることにより、多数個取り配線基板の面積を有効に使って大面積の導電路とすることができ、電解めっき法を用いて配線基板領域の配線導体の露出する表面に良好かつ均一にめっき層を被着することができる。   In the multi-cavity wiring board of the present invention, preferably, the metal layer is electrically connected to the wiring conductor formed on the wiring board, and the exposed surface of the wiring conductor is coated with a plating layer by electrolytic plating. Since a conductive path is formed, it is possible to effectively use the area of the multi-layer wiring board by combining the function of protecting the insulating layer with the metal layer and the function of the conductive path for electrolytic plating. The conductive path can have a large area, and the plating layer can be satisfactorily and uniformly applied to the exposed surface of the wiring conductor in the wiring board region using the electrolytic plating method.

本発明の多数個取り配線基板の実施の形態を以下に詳細に説明する。図1は、本発明の多数個取り配線基板の平面図であり、図2は図1に示す多数個取り配線基板のX−X線における断面図である。これらの図において、1は絶縁基板、2は配線基板領域、3は捨て代領域、4は分割溝である。   Embodiments of the multi-piece wiring board of the present invention will be described in detail below. FIG. 1 is a plan view of a multi-cavity wiring board according to the present invention, and FIG. 2 is a cross-sectional view taken along line XX of the multi-cavity wiring board shown in FIG. In these drawings, 1 is an insulating substrate, 2 is a wiring board region, 3 is a margin region, and 4 is a dividing groove.

本発明の多数個取り配線基板は、平板状の絶縁基板1の中央部に複数の配線基板領域2が縦横に配列形成されているとともに、絶縁基板1の少なくとも一方の主面に、配線基板領域2の境界に沿って分割溝4が形成されたものであって、絶縁基板1は、主面または外周部に全周にわたって枠状の金属層5が形成されているとともに、金属層5の内周部で分割溝4の先端と対向する部位に切欠き5aが形成されており、分割溝4は、その先端が切欠き5aの内側に入り込んでいる。   In the multi-piece wiring board of the present invention, a plurality of wiring board regions 2 are arranged vertically and horizontally at the center of a flat insulating substrate 1 and the wiring board region is formed on at least one main surface of the insulating substrate 1. In the insulating substrate 1, a frame-like metal layer 5 is formed on the main surface or the outer periphery of the insulating substrate 1 along the entire boundary. A notch 5a is formed at a portion facing the tip of the split groove 4 at the periphery, and the tip of the split groove 4 enters the inside of the notch 5a.

本発明の絶縁基板1は、例えば、酸化アルミニウム質焼結体(アルミナセラミックス),窒化アルミニウム質焼結体,ムライト質焼結体,ガラスセラミックス等のセラミックスから成り、小型の配線基板を多数個同時集約的に製作するための母材として機能する。   The insulating substrate 1 of the present invention is made of ceramics such as an aluminum oxide sintered body (alumina ceramics), an aluminum nitride sintered body, a mullite sintered body, and a glass ceramic, and includes a large number of small wiring boards simultaneously. Functions as a base material for intensive production.

このような絶縁基板1は、例えば酸化アルミニウム質焼結体からなる場合であれば、酸化アルミニウム,酸化珪素,酸化カルシウム,酸化マグネシウム等の原料粉末に適当な有機バインダおよび溶剤を添加混合して泥漿状となすとともに、これを従来周知のドクターブレード法を採用してシート状に形成して複数枚のセラミックグリーンシートを得、しかる後、これらのセラミックグリーンシートに適当な打ち抜き加工を施すとともに上下に複数枚積層し、最後に、この積層体を還元雰囲気中、約1600℃の温度で焼成することによって製作される。   If such an insulating substrate 1 is made of, for example, an aluminum oxide sintered body, an appropriate organic binder and solvent are added to and mixed with raw material powders such as aluminum oxide, silicon oxide, calcium oxide, magnesium oxide, etc. This is formed into a sheet shape by employing a conventionally known doctor blade method to obtain a plurality of ceramic green sheets, and thereafter, these ceramic green sheets are appropriately punched and moved up and down. A plurality of layers are laminated, and finally, this laminated body is manufactured by firing at a temperature of about 1600 ° C. in a reducing atmosphere.

絶縁基体1の中央部に形成された各配線基板領域2には、配線導体6が被着形成されており、配線導体6は、タングステン(W)やモリブデン(Mo),銅(Cu),銀(Ag)等の金属から成り、配線基板上に搭載される図示しない電子部品の各電極が半田バンプ等の電気的接続手段を介して接続されたり、外部電気回路基板と接続される外部端子として用いられる。   A wiring conductor 6 is deposited on each wiring board region 2 formed in the central portion of the insulating base 1, and the wiring conductor 6 is made of tungsten (W), molybdenum (Mo), copper (Cu), silver. As an external terminal made of a metal such as (Ag) and connected to each electrode of an electronic component (not shown) mounted on the wiring board via an electrical connection means such as a solder bump or connected to an external electric circuit board Used.

なお、配線導体6の露出する表面には、ニッケル(Ni),金(Au),Ag等の耐蝕性に優れる金属を1〜20μm程度の厚みで被着させておくのがよく、配線導体6が酸化腐蝕するのを有効に防止できるとともに、配線導体6と導電性接合材および半田等の電気的接続手段との接続性を良好なものとすることができる。従って、配線導体6の露出表面には、例えば、厚さ1〜10μm程度のNiめっき層と厚さ0.1〜3μm程度のAuめっき層とが、電解めっき法や無電解めっき法により順次被着されていることがより好ましい。   The exposed surface of the wiring conductor 6 is preferably coated with a metal having excellent corrosion resistance, such as nickel (Ni), gold (Au), or Ag, with a thickness of about 1 to 20 μm. Can be effectively prevented from being oxidized and corroded, and the connectivity between the wiring conductor 6 and the electrical connection means such as the conductive bonding material and solder can be improved. Therefore, on the exposed surface of the wiring conductor 6, for example, a Ni plating layer having a thickness of about 1 to 10 μm and an Au plating layer having a thickness of about 0.1 to 3 μm are sequentially covered by an electrolytic plating method or an electroless plating method. More preferably it is worn.

また、絶縁基板1の少なくとも一方の主面に配線基板領域2の区画に分割するための分割溝4が形成されており、分割溝4は、絶縁基板1用のグリーンシートに、カッター刃や金型等により幅深さが一定の分割溝4となる切り込みを配線基板領域2の境界に沿って形成し、それを絶縁基板1とともに高温で焼成することで、所定の位置に形成することができる。   In addition, a dividing groove 4 is formed on at least one main surface of the insulating substrate 1 so as to be divided into sections of the wiring board region 2. The dividing groove 4 is formed on a green sheet for the insulating substrate 1 on a cutter blade or a gold plate. A notch that becomes a division groove 4 having a constant width and depth is formed along the boundary of the wiring substrate region 2 by a mold or the like, and is fired at a high temperature together with the insulating substrate 1 so that it can be formed at a predetermined position. .

そして、本発明の多数個取り配線基板は、絶縁基板1は、主面または内層の外周部に全周にわたって枠状の金属層5が形成されているとともに、金属層5の内周部で分割溝4の先端4aと対向する部位に切欠き5aが形成されており、分割溝4は、その先端4aが切欠き5aの内側に入り込んでいる。これにより、搬送時や電子部品を配線基板領域2に搭載する際等に外部から力が加わり、その力が、分割構4の端部Aに集中して作用し、その端部Aを起点として絶縁基板1にクラックが発生したとしてもそのクラックの進行は周囲に形成された枠状の金属層5が障壁となって有効に阻止することができる。従って、絶縁基板1の各配線基板領域2に半導体素子や水晶振動子等の電子部品を正確、かつ確実に搭載することが可能な多数個取り配線基板を提供することができる。   In the multi-piece wiring board according to the present invention, the insulating substrate 1 is divided at the inner peripheral portion of the metal layer 5 while the frame-like metal layer 5 is formed over the entire outer periphery of the main surface or inner layer. A notch 5a is formed in a portion of the groove 4 facing the tip 4a, and the tip 4a of the dividing groove 4 enters the inside of the notch 5a. As a result, an external force is applied during transportation or when an electronic component is mounted on the wiring board region 2, and the force is concentrated on the end A of the divided structure 4 and starts from the end A. Even if a crack occurs in the insulating substrate 1, the progress of the crack can be effectively prevented by the frame-shaped metal layer 5 formed in the surrounding area as a barrier. Therefore, it is possible to provide a multi-piece wiring board capable of accurately and surely mounting electronic components such as semiconductor elements and crystal resonators on each wiring board region 2 of the insulating board 1.

また、金属層5は、絶縁基板1の外周部に枠状に形成されていることから、絶縁基板1となるセラミックグリーンシートを高温にて焼成した際や、電子部品等を配線基板領域2に搭載した際に、絶縁基板1が大きく変形するのを抑制するとともに、絶縁基板1の強度を高いものとして、不用意に割れにくくすることができる。   In addition, since the metal layer 5 is formed in a frame shape on the outer peripheral portion of the insulating substrate 1, when the ceramic green sheet to be the insulating substrate 1 is fired at a high temperature, electronic components or the like are placed in the wiring substrate region 2. When mounted, the insulating substrate 1 can be prevented from being greatly deformed, and the strength of the insulating substrate 1 can be made high so that it is difficult to inadvertently break.

また、金属層5が絶縁基板1の主面に形成されている場合には、電子部品を配線基板領域2に搭載する際等に、絶縁基板1にかかる力を金属層5により吸収緩和して、絶縁基板1が割れるのを有効に低減することができる。   When the metal layer 5 is formed on the main surface of the insulating substrate 1, the force applied to the insulating substrate 1 is absorbed and relaxed by the metal layer 5 when an electronic component is mounted on the wiring substrate region 2. The cracking of the insulating substrate 1 can be effectively reduced.

また、金属層5が、電子部品が搭載される側の主面に形成されている場合には、配線基板領域2に搭載した電子部品をポッティング樹脂にて電子部品を覆うようにして接合することによって電子部品を気密に封止する際に、金属層5を樹脂の流れ防止用としても有効に利用することができる。   When the metal layer 5 is formed on the main surface on which the electronic component is mounted, the electronic component mounted on the wiring board region 2 is bonded so as to cover the electronic component with potting resin. Thus, when the electronic component is hermetically sealed, the metal layer 5 can be effectively used for preventing resin flow.

このような金属層5は、例えば、例えばWやMo等の金属粉末に適当な有機溶剤、溶媒を添加混合して得た金属ペーストを絶縁基板1となるグリーンシートに予めスクリーン印刷法により所定パターンに印刷塗布しておくことによって、絶縁基板1の所定位置に枠状に被着形成されることとなる。   Such a metal layer 5 is formed by, for example, applying a predetermined organic solvent to a metal powder such as W or Mo and a metal paste obtained by adding and mixing a solvent to a green sheet to be an insulating substrate 1 by a screen printing method in advance. By being printed and coated on the insulating substrate 1, it is formed in a frame shape at a predetermined position of the insulating substrate 1.

また、図3に多数個取り配線基板の平面図で示すように、切り欠き5aの先端部の幅を広く形成しても構わない。これにより、絶縁基板1に形成された分割溝4が、所定位置に対して若干傾いて形成されたとしても、分割溝4が金属層5上に形成されるのを抑制するとともに、切り欠き5aの先端部の幅の広い部分を、分割溝4の形成用だけでなく、電子部品を搭載する際等に使用される認識用のパターンとして用いることもできる。   Further, as shown in the plan view of the multi-piece wiring board in FIG. 3, the width of the front end portion of the notch 5a may be formed wide. As a result, even if the dividing groove 4 formed in the insulating substrate 1 is slightly inclined with respect to the predetermined position, the formation of the dividing groove 4 on the metal layer 5 is suppressed, and the notch 5a. The wide portion of the tip portion of this can be used not only for forming the dividing groove 4 but also as a recognition pattern used when mounting an electronic component.

本発明の多数個取り配線基板は、好ましくは、金属層5は、配線基板領域2に形成された配線導体6に電気的に接続されているとともに、配線基板領域2の露出する表面に電解めっき法でめっき層を被着させるための導電路を成しているのがよい。これにより、金属層5を絶縁基板1を保護する機能と電解めっき用の導電路としての機能とを両立させることにより、多数個取り配線基板の面積を有効に使って大面積の導電路とすることができ、電解めっき法を用いて配線基板領域2の配線導体6の露出する表面に良好かつ均一にめっき層を被着することができる。   In the multi-piece wiring board of the present invention, preferably, the metal layer 5 is electrically connected to the wiring conductor 6 formed in the wiring board region 2 and is electroplated on the exposed surface of the wiring board region 2. It is preferable to form a conductive path for depositing the plating layer by the method. Thereby, by making the metal layer 5 have both a function of protecting the insulating substrate 1 and a function as a conductive path for electrolytic plating, a large-area conductive path is obtained by effectively using the area of the multi-piece wiring board. It is possible to apply a plating layer on the exposed surface of the wiring conductor 6 in the wiring board region 2 in a good and uniform manner using an electrolytic plating method.

このような金属層5は、分割溝4の形成されていない部位おいて、配線導体6に電気的に接続されており、金属層5の一部は、絶縁基板1の主面または側面に導出されている。そして、絶縁基板1を電解めっき浴中に浸漬するとともに、金属層5の絶縁基板1の主面または側面に導出された部位をめっき用電源に接続することによって、配線導体6の露出する表面にめっき層が被着される。   Such a metal layer 5 is electrically connected to the wiring conductor 6 in a portion where the dividing groove 4 is not formed, and a part of the metal layer 5 is led out to the main surface or the side surface of the insulating substrate 1. Has been. Then, the insulating substrate 1 is immersed in an electrolytic plating bath, and a portion led out to the main surface or side surface of the insulating substrate 1 of the metal layer 5 is connected to a plating power source, whereby the exposed surface of the wiring conductor 6 is exposed. A plating layer is applied.

かくして、本発明の多数個取り配線基板に電子部品を搭載して封止した後、分割溝4に沿って撓折することによって、多数個の電子装置を良好に得ることができるようになる。   Thus, after mounting and sealing electronic components on the multi-cavity wiring board of the present invention, bending along the dividing grooves 4 makes it possible to obtain a large number of electronic devices.

なお、本発明は上述の実施の形態に限定されるものではなく、本発明の要旨を逸脱しない範囲内で種々の変更を施すことは何等差し支えない。例えば、絶縁基板1の主面に形成されている場合は、金属層5を枠状の絶縁層で形成していても構わない。このような場合は、絶縁基板1用のグリーンシートに、絶縁基板1と同様な材料から成る絶縁ペーストを所定のパターンに印刷塗布しておき、絶縁基板1用のグリーンシートとともに、高温で焼成することで、絶縁基板1の主面に形成することができる。また、絶縁基板1と色調の異なる絶縁層としておいても良い。   It should be noted that the present invention is not limited to the above-described embodiment, and various modifications may be made without departing from the scope of the present invention. For example, when it is formed on the main surface of the insulating substrate 1, the metal layer 5 may be formed of a frame-shaped insulating layer. In such a case, an insulating paste made of the same material as that of the insulating substrate 1 is printed on the green sheet for the insulating substrate 1 in a predetermined pattern and fired at a high temperature together with the green sheet for the insulating substrate 1. Thus, it can be formed on the main surface of the insulating substrate 1. Further, an insulating layer having a color tone different from that of the insulating substrate 1 may be used.

本発明の多数個取り配線基板について実施の形態の一例を示す平面図である。It is a top view which shows an example of embodiment about the multi-piece wiring board of this invention. 図1のX−X線における断面図である。It is sectional drawing in the XX line of FIG. 本発明の多数個取り配線基板について実施の形態の他の一例を示す平面図である。It is a top view which shows another example of embodiment about the multi-piece wiring board of this invention. 従来の電子部品収納用パッケージの断面図である。It is sectional drawing of the conventional package for electronic component accommodation.

符号の説明Explanation of symbols

1:絶縁基板
2:配線基板領域
4:分割溝
5:金属層
6:配線導体
1: Insulating substrate 2: Wiring substrate region 4: Dividing groove 5: Metal layer 6: Wiring conductor

Claims (2)

平板状の絶縁基板の中央部に複数の配線基板領域が縦横に配列形成されているとともに、前記絶縁基板の少なくとも一方の主面に、前記配線基板領域の境界に沿って分割溝が形成された多数個取り配線基板であって、前記絶縁基板は、前記主面または内層の外周部に全周にわたって枠状の金属層が形成されているとともに、該金属層の内周部で前記分割溝の先端と対向する部位に切欠きが形成されており、前記分割溝は、その先端が前記切欠きの内側に入り込んでいることを特徴とする多数個取り配線基板。 A plurality of wiring board regions are arranged vertically and horizontally in the center of the flat insulating substrate, and a dividing groove is formed along the boundary of the wiring substrate region on at least one main surface of the insulating substrate. The insulating substrate has a frame-like metal layer formed on the outer peripheral portion of the main surface or the inner layer over the entire circumference, and the dividing groove is formed on the inner peripheral portion of the metal layer. A multi-piece wiring board, wherein a notch is formed at a portion facing the front end, and the front end of the dividing groove enters the inside of the notch. 前記金属層は、前記配線基板領域に形成された配線導体に電気的に接続されているとともに、前記配線導体の露出する表面に電解めっき法でめっき層を被着させるための導電路を成すことを特徴とする請求項1記載の多数個取り配線基板。 The metal layer is electrically connected to a wiring conductor formed in the wiring board region and forms a conductive path for depositing a plating layer on the exposed surface of the wiring conductor by an electrolytic plating method. The multi-piece wiring board according to claim 1, wherein:
JP2004020779A 2004-01-29 2004-01-29 Multiple wiring board Expired - Fee Related JP4272550B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004020779A JP4272550B2 (en) 2004-01-29 2004-01-29 Multiple wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004020779A JP4272550B2 (en) 2004-01-29 2004-01-29 Multiple wiring board

Publications (2)

Publication Number Publication Date
JP2005217099A true JP2005217099A (en) 2005-08-11
JP4272550B2 JP4272550B2 (en) 2009-06-03

Family

ID=34904612

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004020779A Expired - Fee Related JP4272550B2 (en) 2004-01-29 2004-01-29 Multiple wiring board

Country Status (1)

Country Link
JP (1) JP4272550B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007059485A (en) * 2005-08-22 2007-03-08 Rohm Co Ltd Semiconductor device, substrate and method of manufacturing semiconductor device
JP2007324277A (en) * 2006-05-31 2007-12-13 Sumitomo Metal Electronics Devices Inc Ceramic circuit board assembly
JP2010021564A (en) * 2009-09-18 2010-01-28 Tdk Corp Collective substrate and manufacturing method therefor
JP2010225726A (en) * 2009-03-23 2010-10-07 Kyocera Corp Multi-pattern wiring board, wiring board, package for housing electronic components, and electronic apparatus
US8502081B2 (en) 2007-07-25 2013-08-06 Tdk Corporation Assembly substrate and method of manufacturing the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007059485A (en) * 2005-08-22 2007-03-08 Rohm Co Ltd Semiconductor device, substrate and method of manufacturing semiconductor device
US8368234B2 (en) 2005-08-22 2013-02-05 Rohm Co., Ltd. Semiconductor device, production method for the same, and substrate
JP2007324277A (en) * 2006-05-31 2007-12-13 Sumitomo Metal Electronics Devices Inc Ceramic circuit board assembly
US8502081B2 (en) 2007-07-25 2013-08-06 Tdk Corporation Assembly substrate and method of manufacturing the same
JP2010225726A (en) * 2009-03-23 2010-10-07 Kyocera Corp Multi-pattern wiring board, wiring board, package for housing electronic components, and electronic apparatus
JP2010021564A (en) * 2009-09-18 2010-01-28 Tdk Corp Collective substrate and manufacturing method therefor

Also Published As

Publication number Publication date
JP4272550B2 (en) 2009-06-03

Similar Documents

Publication Publication Date Title
JP5566383B2 (en) Circuit board manufacturing method, circuit board manufactured thereby, and mother board for circuit board used therefor
JP4272550B2 (en) Multiple wiring board
JP3472492B2 (en) Multi-cavity wiring board
JP4272507B2 (en) Multiple wiring board
JP4388410B2 (en) Multiple wiring board
JP4458974B2 (en) Multiple wiring board
JP4189312B2 (en) Wiring board
JP4458933B2 (en) Multiple wiring board
JP4272506B2 (en) Multiple wiring board
JP2004023051A (en) Multi-wiring board
JP3798992B2 (en) Multi-cavity ceramic wiring board
JP3894841B2 (en) Multiple wiring board
JP4733061B2 (en) Plural wiring base, wiring base and electronic device, and division method of multiple wiring base
JP3801935B2 (en) Electronic component mounting board
JP2004349564A (en) Multipiece wiring board
JP2005050935A (en) Multi-piece wiring board
JP2004047821A (en) Multiple-piece taking wiring board
JP4303539B2 (en) Multiple wiring board
JP2005019749A (en) Wiring board and multiple wiring board
JP2006041310A (en) Multi-pattern wiring board
JP2005340562A (en) Multiple patterning substrate
JP2005136172A (en) Wiring substrate capable of being divided into a multitude of pieces
JP2003163442A (en) Ceramic wiring board
JP2004022958A (en) Multiple-demarcated ceramic substrate
JP4646825B2 (en) Multiple wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081202

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090113

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090203

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090227

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120306

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4272550

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120306

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130306

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130306

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140306

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees