JP2003512753A - 補償済みバッファを制御する方法および装置 - Google Patents

補償済みバッファを制御する方法および装置

Info

Publication number
JP2003512753A
JP2003512753A JP2001531206A JP2001531206A JP2003512753A JP 2003512753 A JP2003512753 A JP 2003512753A JP 2001531206 A JP2001531206 A JP 2001531206A JP 2001531206 A JP2001531206 A JP 2001531206A JP 2003512753 A JP2003512753 A JP 2003512753A
Authority
JP
Japan
Prior art keywords
compensation value
digital
compensation
integrated circuit
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001531206A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003512753A5 (enExample
Inventor
ポッスレイ，ブライアン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JP2003512753A publication Critical patent/JP2003512753A/ja
Publication of JP2003512753A5 publication Critical patent/JP2003512753A5/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Non-Silver Salt Photosensitive Materials And Non-Silver Salt Photography (AREA)
  • Record Information Processing For Printing (AREA)
  • Developing Agents For Electrophotography (AREA)
JP2001531206A 1999-10-15 2000-09-27 補償済みバッファを制御する方法および装置 Pending JP2003512753A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/418,762 US6300798B1 (en) 1999-10-15 1999-10-15 Method and apparatus for controlling compensated buffers
US09/418,762 1999-10-15
PCT/US2000/026547 WO2001029967A1 (en) 1999-10-15 2000-09-27 Method and apparatus for controlling compensated buffers

Publications (2)

Publication Number Publication Date
JP2003512753A true JP2003512753A (ja) 2003-04-02
JP2003512753A5 JP2003512753A5 (enExample) 2008-10-30

Family

ID=23659472

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001531206A Pending JP2003512753A (ja) 1999-10-15 2000-09-27 補償済みバッファを制御する方法および装置

Country Status (8)

Country Link
US (1) US6300798B1 (enExample)
JP (1) JP2003512753A (enExample)
KR (1) KR100563106B1 (enExample)
AU (1) AU7722200A (enExample)
DE (1) DE10085097B4 (enExample)
GB (1) GB2371694B (enExample)
TW (1) TW517454B (enExample)
WO (1) WO2001029967A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6545522B2 (en) * 2001-05-17 2003-04-08 Intel Corporation Apparatus and method to provide a single reference component for multiple circuit compensation using digital impedance code shifting
US6535047B2 (en) * 2001-05-17 2003-03-18 Intel Corporation Apparatus and method to use a single reference component in a master-slave configuration for multiple circuit compensation
US6633178B2 (en) * 2001-09-28 2003-10-14 Intel Corporation Apparatus and method for power efficient line driver
JP4502177B2 (ja) * 2003-10-14 2010-07-14 ルネサスエレクトロニクス株式会社 出力回路
US7009894B2 (en) * 2004-02-19 2006-03-07 Intel Corporation Dynamically activated memory controller data termination

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0583111A (ja) * 1991-09-24 1993-04-02 Nec Ic Microcomput Syst Ltd Ｃｍｏｓ集積回路
JPH06284010A (ja) * 1993-01-13 1994-10-07 American Teleph & Telegr Co <Att> バッファ速度の自動制御
JPH07326949A (ja) * 1993-02-08 1995-12-12 Advanced Micro Devices Inc 自己調整バッファ回路およびバッファ回路の駆動力を制御するための方法
JPH08251001A (ja) * 1994-12-20 1996-09-27 Sgs Thomson Microelectron Inc 出力ドライブ回路、及びプルアップ駆動トランジスタを制御する方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4079456A (en) 1977-01-24 1978-03-14 Rca Corporation Output buffer synchronizing circuit having selectively variable delay means
JPH0792492B2 (ja) 1986-11-28 1995-10-09 日立電子エンジニアリング株式会社 電子デバイス駆動回路
US4975598A (en) * 1988-12-21 1990-12-04 Intel Corporation Temperature, voltage, and process compensated output driver
US5303191A (en) * 1992-01-23 1994-04-12 Motorola, Inc. Memory with compensation for voltage, temperature, and processing variations
WO1994029798A1 (en) 1993-06-08 1994-12-22 National Semiconductor Corporation Programmable cmos bus and transmission line driver
JPH0722597A (ja) 1993-06-23 1995-01-24 Kawasaki Steel Corp 半導体集積回路装置
US5548201A (en) 1994-09-13 1996-08-20 Norand Corporation Battery charging method and apparatus with thermal mass equalization
DE4441523C1 (de) * 1994-11-22 1996-05-15 Itt Ind Gmbh Deutsche Digitale Treiberschaltung für eine integrierte Schaltung
US5640122A (en) * 1994-12-16 1997-06-17 Sgs-Thomson Microelectronics, Inc. Circuit for providing a bias voltage compensated for p-channel transistor variations
US5883801A (en) 1996-05-14 1999-03-16 Microwave Science, Llc Method and apparatus for managing electromagnetic radiation usage
US5870001A (en) 1996-10-22 1999-02-09 Telefonaktiebolaget L M Ericsson (Publ) Apparatus, and associated method, for calibrating a device
US5959481A (en) * 1997-02-18 1999-09-28 Rambus Inc. Bus driver circuit including a slew rate indicator circuit having a one shot circuit
US6031385A (en) 1997-03-24 2000-02-29 Intel Corporation Method and apparatus for testing compensated buffer circuits
US5869983A (en) * 1997-03-24 1999-02-09 Intel Corporation Method and apparatus for controlling compensated buffers
US5898321A (en) 1997-03-24 1999-04-27 Intel Corporation Method and apparatus for slew rate and impedance compensating buffer circuits
US6092030A (en) * 1997-04-02 2000-07-18 Credence Systems Corporation Timing delay generator and method including compensation for environmental variation
JPH1117516A (ja) 1997-06-10 1999-01-22 Ind Technol Res Inst 制御されたスルーレートを有する高速及び低速出力バッファー
US5912569A (en) * 1997-09-22 1999-06-15 Cypress Semiconductor Corp. Methods, circuits and devices for improving crossover performance and/or monotonicity, and applications of the same in a universal serial bus (USB) low speed output driver

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0583111A (ja) * 1991-09-24 1993-04-02 Nec Ic Microcomput Syst Ltd Ｃｍｏｓ集積回路
JPH06284010A (ja) * 1993-01-13 1994-10-07 American Teleph & Telegr Co <Att> バッファ速度の自動制御
JPH07326949A (ja) * 1993-02-08 1995-12-12 Advanced Micro Devices Inc 自己調整バッファ回路およびバッファ回路の駆動力を制御するための方法
JPH08251001A (ja) * 1994-12-20 1996-09-27 Sgs Thomson Microelectron Inc 出力ドライブ回路、及びプルアップ駆動トランジスタを制御する方法

Also Published As

Publication number Publication date
KR20020060712A (ko) 2002-07-18
WO2001029967A1 (en) 2001-04-26
KR100563106B1 (ko) 2006-03-27
HK1044639A1 (en) 2002-10-25
DE10085097B4 (de) 2008-12-18
US6300798B1 (en) 2001-10-09
GB0210910D0 (en) 2002-06-19
DE10085097T1 (de) 2002-09-19
GB2371694A (en) 2002-07-31
GB2371694B (en) 2004-07-21
TW517454B (en) 2003-01-11
AU7722200A (en) 2001-04-30

Similar Documents

Publication Publication Date Title
US7051169B2 (en) Memory configuration for a wireless communications device
US5111079A (en) Power reduction circuit for programmable logic device
US7000160B2 (en) Semiconductor integrated circuit and a method of testing the same
US6366528B2 (en) Synchronous memory with programmable read latency
US6960952B2 (en) Configuring and selecting a duty cycle for an output driver
US20040042321A1 (en) Word line driver for negative voltage
CN114783473A (zh) Zq校准时间的缩减
JPH11296241A (ja) 内部電圧発生回路
US6392909B1 (en) Semiconductor memory device having fixed CAS latency in normal operation and various CAS latencies in test mode
US6438043B2 (en) Adjustable I/O timing from externally applied voltage
JP2003280779A (ja) 能動終端抵抗値較正回路、メモリチップ及び能動終端抵抗較正方法
JPH0522318B2 (enExample)
JP2003512753A (ja) 補償済みバッファを制御する方法および装置
US20200327950A1 (en) Flexible and Efficient Device Trim Support Using eFuse
JP2002515669A (ja) シーケンス発生器
US6495994B1 (en) Regulator circuit for independent adjustment of pumps in multiple modes of operation
US20190073300A1 (en) Nested wrap-around memory access
US7282968B2 (en) Data output driver and semiconductor memory device having the same
US7191323B2 (en) Information processing unit selecting one of reset vector addresses
US7436410B2 (en) System and method for programming a controller
CN108847268B (zh) 一种存储单元模型的阈值电压调节方法和系统
JP2003216479A (ja) メモリリードタイミング調整回路およびメモリリードタイミング調整方法
JP2002150772A (ja) 半導体記憶装置
JP4142299B2 (ja) 円環状アドレスバッファのアドレス生成装置およびこれを備えた集積回路
WO2006013498A1 (en) Data processing device adaptable to variable external memory size and endianess

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070927

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070927

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080430

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100727

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110104