JP2003187589A5 - - Google Patents

Download PDF

Info

Publication number
JP2003187589A5
JP2003187589A5 JP2002323686A JP2002323686A JP2003187589A5 JP 2003187589 A5 JP2003187589 A5 JP 2003187589A5 JP 2002323686 A JP2002323686 A JP 2002323686A JP 2002323686 A JP2002323686 A JP 2002323686A JP 2003187589 A5 JP2003187589 A5 JP 2003187589A5
Authority
JP
Japan
Prior art keywords
sequence
entry
blocks
address
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002323686A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003187589A (ja
JP4081350B2 (ja
Filing date
Publication date
Priority claimed from US09/990,924 external-priority patent/US6466512B1/en
Application filed filed Critical
Publication of JP2003187589A publication Critical patent/JP2003187589A/ja
Publication of JP2003187589A5 publication Critical patent/JP2003187589A5/ja
Application granted granted Critical
Publication of JP4081350B2 publication Critical patent/JP4081350B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002323686A 2001-11-13 2002-11-07 メモリのためのアドレス構成を生成する方法 Expired - Fee Related JP4081350B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/990,924 2001-11-13
US09/990,924 US6466512B1 (en) 2001-11-13 2001-11-13 Method of generating address configurations for solid state memory

Publications (3)

Publication Number Publication Date
JP2003187589A JP2003187589A (ja) 2003-07-04
JP2003187589A5 true JP2003187589A5 (enExample) 2005-08-04
JP4081350B2 JP4081350B2 (ja) 2008-04-23

Family

ID=25536657

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002323686A Expired - Fee Related JP4081350B2 (ja) 2001-11-13 2002-11-07 メモリのためのアドレス構成を生成する方法

Country Status (6)

Country Link
US (1) US6466512B1 (enExample)
EP (1) EP1310960A3 (enExample)
JP (1) JP4081350B2 (enExample)
KR (1) KR20030040101A (enExample)
CN (1) CN100380518C (enExample)
TW (1) TW580711B (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535455B1 (en) * 2001-10-13 2003-03-18 Hewlett-Packard Company Fault-tolerant neighborhood-disjoint address logic for solid state memory
US7003713B2 (en) * 2002-05-16 2006-02-21 Broadcom Corporation Variable Hamming error correction for a one-time-programmable-ROM
US7191380B2 (en) * 2003-09-10 2007-03-13 Hewlett-Packard Development Company, L.P. Defect-tolerant and fault-tolerant circuit interconnections
US7350132B2 (en) * 2003-09-10 2008-03-25 Hewlett-Packard Development Company, L.P. Nanoscale interconnection interface
US7307345B2 (en) * 2005-11-01 2007-12-11 Hewlett-Packard Development Company, L.P. Crossbar-array designs and wire addressing methods that tolerate misalignment of electrical components at wire overlap points
US7495942B2 (en) * 2004-08-13 2009-02-24 University Of Florida Research Foundation, Inc. Nanoscale content-addressable memory
US7489583B2 (en) * 2005-09-06 2009-02-10 Hewlett-Packard Development Company, L.P. Constant-weight-code-based addressing of nanoscale and mixed microscale/nanoscale arrays
US7319416B2 (en) * 2006-01-30 2008-01-15 Hewlett-Packard Development Company, L.P. Tunneling-resistor-junction-based microscale/nanoscale demultiplexer arrays
US7763978B2 (en) * 2007-03-28 2010-07-27 Hewlett-Packard Development Company, L.P. Three-dimensional crossbar array systems and methods for writing information to and reading information stored in three-dimensional crossbar array junctions
US7630246B2 (en) * 2007-06-18 2009-12-08 Micron Technology, Inc. Programming rate identification and control in a solid state memory
KR100892673B1 (ko) 2007-09-05 2009-04-15 주식회사 하이닉스반도체 어드레스 치환 회로 및 이를 포함하는 반도체 메모리 장치
KR100956946B1 (ko) * 2008-04-16 2010-05-11 매그나칩 반도체 유한회사 비휘발성 메모리 장치의 쓰기방법
KR100971654B1 (ko) * 2008-06-25 2010-07-22 (주)아이엘전자 플럭스 유입 방지 택트 스위치

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4064558A (en) * 1976-10-22 1977-12-20 General Electric Company Method and apparatus for randomizing memory site usage
US4092665A (en) * 1976-12-29 1978-05-30 Xerox Corporation Method and means for extracting variable length data from fixed length bytes
US4556960A (en) * 1982-12-13 1985-12-03 Sperry Corporation Address sequencer for overwrite avoidance
US4782340A (en) * 1986-08-22 1988-11-01 Energy Conversion Devices, Inc. Electronic arrays having thin film line drivers
US5550782A (en) * 1991-09-03 1996-08-27 Altera Corporation Programmable logic array integrated circuits
JPH0696598A (ja) * 1992-07-10 1994-04-08 Texas Instr Japan Ltd 半導体メモリ装置及び欠陥メモリセル救済回路
US5721498A (en) * 1995-12-11 1998-02-24 Hewlett Packard Company Block segmentation of configuration lines for fault tolerant programmable logic device
US6172933B1 (en) * 1998-09-04 2001-01-09 Intel Corporation Redundant form address decoder for memory system
KR100326268B1 (ko) * 1998-10-28 2002-05-09 박종섭 디코딩시의동작마진확보를위한디코딩장치및그방법
JP2000285694A (ja) * 1999-03-30 2000-10-13 Mitsubishi Electric Corp 半導体記憶装置および半導体記憶装置を搭載する半導体集積回路装置
US6088287A (en) * 1999-08-23 2000-07-11 Advanced Micro Devices, Inc. Flash memory architecture employing three layer metal interconnect for word line decoding
US6459648B1 (en) * 2001-10-13 2002-10-01 Josh N. Hogan Fault-tolerant address logic for solid state memory

Similar Documents

Publication Publication Date Title
JP2003187589A5 (enExample)
Ravikumar et al. TCAM architecture for IP lookup using prefix properties
JP2001249854A5 (enExample)
JPH11265315A5 (enExample)
CN1105454C (zh) 对多个连续接收的数据元素重新排序的装置和方法
KR900008525A (ko) 다출력 전류 공급용 집적회로 및 그것을 사용한 다수의 소자의 구동 제어장치
JP2000067264A5 (enExample)
CN1279716C (zh) 消除最长前缀匹配查找的并行路由查找方法及其系统
EP1481319B1 (en) Method and apparatus for parallel access to multiple memory modules
Billington Decomposing complete tripartite graphs into cycles of lengths 3 and 4
Lochak et al. The universal Ptolemy-Teichmüller groupoid
JP2002328814A5 (enExample)
CN105335296A (zh) 一种数据处理方法、装置及系统
JPS5962959A (ja) 記憶装置
TW202209136A (zh) 向量內積計算裝置
Wiertelak On the density of some sets of primes $ p $, for which $ n\mid {\rm ord} _pa$
JP2003224852A5 (enExample)
ATE301327T1 (de) Volumetrische datenspeichervorrichtung mit mehreren gestapelten matrixadressierbaren speichereinrichtungen
US6529396B2 (en) Address decoder optimization
CN114866855B (zh) 一种异型显示屏像素数据组织与传输方法
CN1086817C (zh) 将dram模块连接到交换机控制系统中的dram上的方法
JP4811909B2 (ja) アドレス生成回路およびデータ記憶装置
JPH06208615A (ja) メモリシステム
CN118952212A (zh) 一种用于机器人抓取的硬件加速器
CN1256784A (zh) 存储装置和方法