JP2003224852A5 - - Google Patents

Download PDF

Info

Publication number
JP2003224852A5
JP2003224852A5 JP2002178595A JP2002178595A JP2003224852A5 JP 2003224852 A5 JP2003224852 A5 JP 2003224852A5 JP 2002178595 A JP2002178595 A JP 2002178595A JP 2002178595 A JP2002178595 A JP 2002178595A JP 2003224852 A5 JP2003224852 A5 JP 2003224852A5
Authority
JP
Japan
Prior art keywords
data
words
component
block
vertically adjacent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002178595A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003224852A (ja
Filing date
Publication date
Priority claimed from FR0108046A external-priority patent/FR2826226A1/fr
Application filed filed Critical
Publication of JP2003224852A publication Critical patent/JP2003224852A/ja
Publication of JP2003224852A5 publication Critical patent/JP2003224852A5/ja
Withdrawn legal-status Critical Current

Links

JP2002178595A 2001-06-19 2002-06-19 メモリ回路及びビデオデータデコーダ Withdrawn JP2003224852A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0108046 2001-06-19
FR0108046A FR2826226A1 (fr) 2001-06-19 2001-06-19 Circuit memoire concu pour un acces parallele en lecture ou en ecriture de donnees a plusieurs composantes

Publications (2)

Publication Number Publication Date
JP2003224852A JP2003224852A (ja) 2003-08-08
JP2003224852A5 true JP2003224852A5 (enExample) 2005-09-29

Family

ID=8864508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002178595A Withdrawn JP2003224852A (ja) 2001-06-19 2002-06-19 メモリ回路及びビデオデータデコーダ

Country Status (4)

Country Link
US (1) US6667931B2 (enExample)
EP (1) EP1271963A2 (enExample)
JP (1) JP2003224852A (enExample)
FR (1) FR2826226A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10013075B2 (en) 1999-09-15 2018-07-03 Michael Shipman Illuminated keyboard
US7304646B2 (en) * 2004-08-19 2007-12-04 Sony Computer Entertainment Inc. Image data structure for direct memory access
US11216078B2 (en) 2005-01-18 2022-01-04 Michael Shipman Illuminated keyboard

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6279116B1 (en) * 1992-10-02 2001-08-21 Samsung Electronics Co., Ltd. Synchronous dynamic random access memory devices that utilize clock masking signals to control internal clock signal generation
US5920352A (en) * 1994-10-28 1999-07-06 Matsushita Electric Industrial Co., Ltd. Image memory storage system and method for a block oriented image processing system
JP3722619B2 (ja) * 1997-07-10 2005-11-30 沖電気工業株式会社 メモリ装置及びそのアクセス制御方法
US5959929A (en) * 1997-12-29 1999-09-28 Micron Technology, Inc. Method for writing to multiple banks of a memory device
JPH11339005A (ja) * 1998-05-22 1999-12-10 Sony Corp 画像処理装置ならびに特殊効果装置、および画像処理方法
JP4224876B2 (ja) * 1998-09-11 2009-02-18 ソニー株式会社 記憶装置、並びに書き込み方法および読み出し方法

Similar Documents

Publication Publication Date Title
US20150347019A1 (en) Systems and methods for segmenting data structures in a memory system
TWI255990B (en) Memory system and processing system for avoiding bank conflict and method therefor
TWI425519B (zh) 低複雜度低密度同位元檢查碼解碼器之記憶體配置方法及其解碼器結構
WO2018022382A3 (en) Variable page size architecture
CN110096450B (zh) 多粒度并行存储系统及存储器
TW200721190A (en) Semiconductor device
US4800535A (en) Interleaved memory addressing system and method using a parity signal
JP2003224852A5 (enExample)
EP1481319B1 (en) Method and apparatus for parallel access to multiple memory modules
US20220342576A1 (en) Memory array for storing odd and even data bits of data words in alternate sub-banks to reduce multi-bit error rate and related methods
EP2911052B1 (en) Apparatus for mutual-transposition of scalar and vector data sets and related method
US20250077119A1 (en) Residual data writing method and apparatus, computer device, and storage medium
JP2007189687A (ja) 画面のラインをピクセル単位で交互に保存するビデオデコーディング装置、ビデオデコーディング方法及び基準画面の保存方法
KR101100570B1 (ko) 내용 주소화 메모리
CN115881202B (zh) 一种修复电路及方法、存储器和电子设备
CN105335296A (zh) 一种数据处理方法、装置及系统
JPH03292551A (ja) メモリ・アクセス装置
KR100761834B1 (ko) 화면의 라인들을 복수개의 메모리에 나누어 저장하는비디오 디코딩 장치, 비디오 디코딩 방법 및 기준화면 저장방법
JPH05307600A (ja) データの読込及び読出回路
JPS61184781A (ja) アドレス・デコ−ダ
US7457937B1 (en) Method and system for implementing low overhead memory access in transpose operations
JP2012113597A (ja) メモリ装置、メモリ制御回路及びメモリ制御システム
JP2004213588A (ja) 半導体装置
JP2006155220A5 (enExample)
JP4696515B2 (ja) メモリマッピング方法及びメモリインターフェイス回路