JP2006155220A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006155220A5 JP2006155220A5 JP2004344524A JP2004344524A JP2006155220A5 JP 2006155220 A5 JP2006155220 A5 JP 2006155220A5 JP 2004344524 A JP2004344524 A JP 2004344524A JP 2004344524 A JP2004344524 A JP 2004344524A JP 2006155220 A5 JP2006155220 A5 JP 2006155220A5
- Authority
- JP
- Japan
- Prior art keywords
- built
- function processing
- memory
- access bus
- memories
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 claims 6
- 230000006870 function Effects 0.000 claims 4
- 239000004065 semiconductor Substances 0.000 claims 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004344524A JP4726187B2 (ja) | 2004-11-29 | 2004-11-29 | 半導体集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004344524A JP4726187B2 (ja) | 2004-11-29 | 2004-11-29 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006155220A JP2006155220A (ja) | 2006-06-15 |
| JP2006155220A5 true JP2006155220A5 (enExample) | 2008-01-17 |
| JP4726187B2 JP4726187B2 (ja) | 2011-07-20 |
Family
ID=36633446
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004344524A Expired - Fee Related JP4726187B2 (ja) | 2004-11-29 | 2004-11-29 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4726187B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7966469B2 (en) | 2006-08-14 | 2011-06-21 | Qimonda Ag | Memory system and method for operating a memory system |
| JP5375441B2 (ja) * | 2009-08-27 | 2013-12-25 | 株式会社リコー | 半導体集積回路、記憶制御方法、記憶制御プログラム及び記録媒体 |
| JP2012014397A (ja) * | 2010-06-30 | 2012-01-19 | Fujitsu Ltd | 入出力制御装置、及び情報処理装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57211659A (en) * | 1981-06-23 | 1982-12-25 | Fujitsu Ltd | Memory access controller |
| JP2680208B2 (ja) * | 1991-07-17 | 1997-11-19 | 富士通株式会社 | メモリアクセス制御装置 |
-
2004
- 2004-11-29 JP JP2004344524A patent/JP4726187B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI312519B (en) | Chip and system for performing memory operations | |
| ATE467180T1 (de) | Netzwerkzugängliches speicherelement, netzwerkzugängliches speichermodul, netzwerkspeichersystem und speicherbereichsnetzwerk | |
| US20070294466A1 (en) | System, method and storage medium for a memory subsystem command interface | |
| TW200710662A (en) | Micro-tile memory interfaces | |
| JP2010108585A5 (enExample) | ||
| JP2006323739A5 (enExample) | ||
| TW200710655A (en) | Memory module, memory system, and information device | |
| WO2007005551A3 (en) | Automatic detection of micro-tile enabled memory | |
| CN107924693A (zh) | 多区块系统中的可编程的片上端接定时 | |
| JP2010532905A5 (enExample) | ||
| TW200608394A (en) | Integrated circuit device for providing selectively variable write latency and method thereof | |
| KR20170012399A (ko) | 메모리 시스템에서 데이터 구조들을 세그먼트하기 위한 시스템들 및 방법들 | |
| JP2004164641A5 (enExample) | ||
| DE602004004182D1 (de) | Halbleiterspeichervorrichtung mit Schieberegister als Auffrischadressgenerator | |
| CN104718578A (zh) | 具有错误校正逻辑的存储模块 | |
| WO2008149415A1 (ja) | パケットスイッチ装置 | |
| DE60202898D1 (de) | Speicherzugriffsarbitrierung mit garantierter Datentransferrate | |
| WO2008142767A1 (ja) | 半導体装置 | |
| TW200634843A (en) | Page buffer circuit of flash memory device | |
| JP2008003711A5 (enExample) | ||
| JP2019537186A (ja) | Cpuソケット毎に追加メモリモジュールスロットを備えた拡張プラットフォーム | |
| JP2006155220A5 (enExample) | ||
| TWI266327B (en) | Flash memory with reduced size and method for accessing the same | |
| JP2005158074A5 (enExample) | ||
| WO2012006609A3 (en) | Memory devices and methods having multiple address accesses in same cycle |