WO2008149415A1 - パケットスイッチ装置 - Google Patents

パケットスイッチ装置 Download PDF

Info

Publication number
WO2008149415A1
WO2008149415A1 PCT/JP2007/061310 JP2007061310W WO2008149415A1 WO 2008149415 A1 WO2008149415 A1 WO 2008149415A1 JP 2007061310 W JP2007061310 W JP 2007061310W WO 2008149415 A1 WO2008149415 A1 WO 2008149415A1
Authority
WO
WIPO (PCT)
Prior art keywords
interface card
packet
switch device
sequential
unit
Prior art date
Application number
PCT/JP2007/061310
Other languages
English (en)
French (fr)
Inventor
Kanta Yamamoto
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to JP2009517634A priority Critical patent/JP4890613B2/ja
Priority to GB0921061A priority patent/GB2462237B/en
Priority to PCT/JP2007/061310 priority patent/WO2008149415A1/ja
Publication of WO2008149415A1 publication Critical patent/WO2008149415A1/ja
Priority to US12/619,803 priority patent/US8621325B2/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/68—Pseudowire emulation, e.g. IETF WG PWE3
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/565—Sequence integrity

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

　パケットスイッチ装置は、入力パケットの宛先を決定して出力パケットとして出力するフォワーディング処理部（１１２－n)は、入力パケットがシーケンシャルな巡回番号を持つか否かのチェックを行うイングレス・インターフェース・カード(115)と、シーケンシャルな巡回番号を生成して出力パケットに付与するエグレス・インターフェース・カード(116)とを備えており、イングレス・インターフェース・カード及びエグレス・インターフェース・カードはそれぞれ、巡回番号のチェック管理用メモリ（407、507)に対する１回のアクセス処理を連続する第１及び第２のメモリアクセスポイント（n, n+1)にて行うことにより２回に分割して行うための第１のメモリインターフェース部(408, 508)と第２のメモリインターフェース部(409, 509)とを備えており、それによりフォワーディング処理部による一回のテーブルアクセスで許容されるクロックサイクル数以内で必要な処理を完了可能にする。
PCT/JP2007/061310 2007-06-04 2007-06-04 パケットスイッチ装置 WO2008149415A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2009517634A JP4890613B2 (ja) 2007-06-04 2007-06-04 パケットスイッチ装置
GB0921061A GB2462237B (en) 2007-06-04 2007-06-04 Packet switching system
PCT/JP2007/061310 WO2008149415A1 (ja) 2007-06-04 2007-06-04 パケットスイッチ装置
US12/619,803 US8621325B2 (en) 2007-06-04 2009-11-17 Packet switching system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/061310 WO2008149415A1 (ja) 2007-06-04 2007-06-04 パケットスイッチ装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/619,803 Continuation US8621325B2 (en) 2007-06-04 2009-11-17 Packet switching system

Publications (1)

Publication Number Publication Date
WO2008149415A1 true WO2008149415A1 (ja) 2008-12-11

Family

ID=40093252

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/061310 WO2008149415A1 (ja) 2007-06-04 2007-06-04 パケットスイッチ装置

Country Status (4)

Country Link
US (1) US8621325B2 (ja)
JP (1) JP4890613B2 (ja)
GB (1) GB2462237B (ja)
WO (1) WO2008149415A1 (ja)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4890613B2 (ja) * 2007-06-04 2012-03-07 富士通株式会社 パケットスイッチ装置
US9009293B2 (en) 2009-11-18 2015-04-14 Cisco Technology, Inc. System and method for reporting packet characteristics in a network environment
US9015318B1 (en) 2009-11-18 2015-04-21 Cisco Technology, Inc. System and method for inspecting domain name system flows in a network environment
US9148380B2 (en) * 2009-11-23 2015-09-29 Cisco Technology, Inc. System and method for providing a sequence numbering mechanism in a network environment
US8792495B1 (en) 2009-12-19 2014-07-29 Cisco Technology, Inc. System and method for managing out of order packets in a network environment
US8787303B2 (en) 2010-10-05 2014-07-22 Cisco Technology, Inc. Methods and apparatus for data traffic offloading at a router
US9003057B2 (en) 2011-01-04 2015-04-07 Cisco Technology, Inc. System and method for exchanging information in a mobile wireless network environment
US8737221B1 (en) 2011-06-14 2014-05-27 Cisco Technology, Inc. Accelerated processing of aggregate data flows in a network environment
US8792353B1 (en) 2011-06-14 2014-07-29 Cisco Technology, Inc. Preserving sequencing during selective packet acceleration in a network environment
US8948013B1 (en) 2011-06-14 2015-02-03 Cisco Technology, Inc. Selective packet sequence acceleration in a network environment
US8743690B1 (en) 2011-06-14 2014-06-03 Cisco Technology, Inc. Selective packet sequence acceleration in a network environment
US9565132B2 (en) 2011-12-27 2017-02-07 Intel Corporation Multi-protocol I/O interconnect including a switching fabric
DE102019116510A1 (de) * 2019-06-18 2020-12-24 Beckhoff Automation Gmbh Netzwerkteilnehmer und Automatisierungsnetzwerk

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003218932A (ja) * 2001-11-15 2003-07-31 Matsushita Electric Ind Co Ltd エラー隠蔽装置及び方法

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3959596A (en) * 1975-05-30 1976-05-25 Gte Sylvania Incorporated Time division switching network
US5088089A (en) * 1989-12-15 1992-02-11 Alcatel Na Network Systems Corp. Apparatus for programmably accessing and assigning time slots in a time division multiplexed communication system
US5691976A (en) * 1992-04-02 1997-11-25 Applied Digital Access Performance monitoring and test system for a telephone network
US5379413A (en) * 1992-06-19 1995-01-03 Intel Corporation User selectable word/byte input architecture for flash EEPROM memory write and erase operations
EP0716370A3 (en) * 1994-12-06 2005-02-16 International Business Machines Corporation A disk access method for delivering multimedia and video information on demand over wide area networks
US6438670B1 (en) * 1998-10-02 2002-08-20 International Business Machines Corporation Memory controller with programmable delay counter for tuning performance based on timing parameter of controlled memory storage device
EP1093611A1 (en) * 1999-05-06 2001-04-25 Koninklijke Philips Electronics N.V. Data processing device, method for executing load or store instructions and method for compiling programs
JP2001251351A (ja) * 2000-03-02 2001-09-14 Nec Corp パケット交換機における入力パケット処理方式
US20020031141A1 (en) * 2000-05-25 2002-03-14 Mcwilliams Patrick Method of detecting back pressure in a communication system using an utopia-LVDS bridge
JP3766259B2 (ja) * 2000-06-01 2006-04-12 株式会社日立製作所 パケット転送装置
EP1430690B1 (de) * 2001-09-26 2006-06-21 Siemens Aktiengesellschaft Verfahren zum zugriff auf eine befehlseinheit für ein datennetz
US20050044471A1 (en) 2001-11-15 2005-02-24 Chia Pei Yen Error concealment apparatus and method
JP2003283539A (ja) * 2002-03-20 2003-10-03 Canon Inc 通信ネットワーク、端末インタフェース装置、ノード装置、伝送制御方法、記憶媒体、及びプログラム
US20030196100A1 (en) * 2002-04-15 2003-10-16 Grawrock David W. Protection against memory attacks following reset
GB2399980A (en) * 2003-03-26 2004-09-29 Zarlink Semiconductor Ltd Packet buffer management
JP4237648B2 (ja) * 2004-01-30 2009-03-11 株式会社東芝 不揮発性半導体記憶装置
US7421535B2 (en) * 2004-05-10 2008-09-02 International Business Machines Corporation Method for demoting tracks from cache
US7536506B2 (en) * 2004-06-21 2009-05-19 Dot Hill Systems Corporation RAID controller using capacitor energy source to flush volatile cache data to non-volatile memory during main power outage
US7290083B2 (en) * 2004-06-29 2007-10-30 Cisco Technology, Inc. Error protection for lookup operations in content-addressable memory entries
JP4662743B2 (ja) * 2004-09-13 2011-03-30 Ｎｅｃインフロンティア株式会社 データ２重化システム
US7454686B2 (en) * 2004-11-23 2008-11-18 International Business Machines Corporation Apparatus and method to check data integrity when handling data
US7558839B1 (en) * 2004-12-14 2009-07-07 Netapp, Inc. Read-after-write verification for improved write-once-read-many data storage
WO2006122315A2 (en) * 2005-05-11 2006-11-16 Feeva Technology, Inc. Developing customer relationships with a network access point
US7773611B2 (en) * 2005-06-15 2010-08-10 Cisco Technology, Inc. Method and apparatus for packet loss detection
US8085766B2 (en) * 2005-07-06 2011-12-27 Broadcom Corporation S-flow in a network device
US8509062B2 (en) * 2006-08-07 2013-08-13 Ciena Corporation Smart ethernet edge networking system
US8406191B2 (en) * 2006-04-14 2013-03-26 Qualcomm Incorporated Pseudo wires for mobility management
US7869343B1 (en) * 2006-06-05 2011-01-11 Altera Corporation Field programmable gate array architectures and methods for supporting forward error correction
US7636317B2 (en) * 2006-11-20 2009-12-22 Veriwave, Inc. Communications test system with multilevel scheduler
US8050267B2 (en) * 2007-02-19 2011-11-01 Cisco Technology, Inc. Simple virtual private network for small local area networks
JP4890613B2 (ja) * 2007-06-04 2012-03-07 富士通株式会社 パケットスイッチ装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003218932A (ja) * 2001-11-15 2003-07-31 Matsushita Electric Ind Co Ltd エラー隠蔽装置及び方法

Also Published As

Publication number Publication date
US8621325B2 (en) 2013-12-31
US20100091775A1 (en) 2010-04-15
JPWO2008149415A1 (ja) 2010-08-19
JP4890613B2 (ja) 2012-03-07
GB0921061D0 (en) 2010-01-13
GB2462237A (en) 2010-02-03
GB2462237B (en) 2011-11-23

Similar Documents

Publication Publication Date Title
WO2008149415A1 (ja) パケットスイッチ装置
WO2009072134A3 (en) Bus enhanced network on chip
WO2014146027A3 (en) Data bus inversion memory circuitry, configuration and operation
TW200732957A (en) Memory module, memory system and method for controlling the memory system
EP2141782A3 (en) Battery system
EP1859575A1 (en) Electronic device and a method for arbitrating shared resources
WO2009009865A8 (en) Memory with data control
WO2012027423A3 (en) Wide input output memory with low density, low latency and high density, high latency blocks
TWI319197B (en) Memory chip architecture with high speed operation
WO2009097677A8 (en) Non-volatile memory device having configurable page size
WO2008131143A3 (en) Dynamically configurable and re-configurable data path
TW200715765A (en) Policy based routing using a fast filter processor
JP2008003711A5 (ja)
WO2016114892A3 (en) Clock-gating cell with low area, low power, and low setup time
EP1713214A3 (en) Multiprotocol routing method
TW200701056A (en) Transmission device performing dma transmission, semiconductor integrated circuit device and data transmission method
TW200703362A (en) Memory modules and memory systems having the same
WO2008142767A1 (ja) 半導体装置
WO2014080872A3 (ja) 再構成可能な半導体装置の論理構成方法
WO2007130640A3 (en) Memory device including multiplexed inputs
GB2446971A (en) Multiported memory with ports mapped to bank sets
TW200729230A (en) Memory module and register with minimized routing path
TWI319194B (en) Multi-port memory device with serial input/output interface
WO2006109240A3 (en) Fast fourier transform architecture
EP1873672A3 (en) Memory access control apparatus and method, and communication apparatus

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07744669

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009517634

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 0921061

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20070604

WWE Wipo information: entry into national phase

Ref document number: 0921061.8

Country of ref document: GB

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07744669

Country of ref document: EP

Kind code of ref document: A1