JP4726187B2 - 半導体集積回路 - Google Patents
半導体集積回路 Download PDFInfo
- Publication number
- JP4726187B2 JP4726187B2 JP2004344524A JP2004344524A JP4726187B2 JP 4726187 B2 JP4726187 B2 JP 4726187B2 JP 2004344524 A JP2004344524 A JP 2004344524A JP 2004344524 A JP2004344524 A JP 2004344524A JP 4726187 B2 JP4726187 B2 JP 4726187B2
- Authority
- JP
- Japan
- Prior art keywords
- access
- queue
- command
- memory
- selection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004344524A JP4726187B2 (ja) | 2004-11-29 | 2004-11-29 | 半導体集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004344524A JP4726187B2 (ja) | 2004-11-29 | 2004-11-29 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006155220A JP2006155220A (ja) | 2006-06-15 |
| JP2006155220A5 JP2006155220A5 (enExample) | 2008-01-17 |
| JP4726187B2 true JP4726187B2 (ja) | 2011-07-20 |
Family
ID=36633446
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004344524A Expired - Fee Related JP4726187B2 (ja) | 2004-11-29 | 2004-11-29 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4726187B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7966469B2 (en) | 2006-08-14 | 2011-06-21 | Qimonda Ag | Memory system and method for operating a memory system |
| JP5375441B2 (ja) * | 2009-08-27 | 2013-12-25 | 株式会社リコー | 半導体集積回路、記憶制御方法、記憶制御プログラム及び記録媒体 |
| JP2012014397A (ja) * | 2010-06-30 | 2012-01-19 | Fujitsu Ltd | 入出力制御装置、及び情報処理装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57211659A (en) * | 1981-06-23 | 1982-12-25 | Fujitsu Ltd | Memory access controller |
| JP2680208B2 (ja) * | 1991-07-17 | 1997-11-19 | 富士通株式会社 | メモリアクセス制御装置 |
-
2004
- 2004-11-29 JP JP2004344524A patent/JP4726187B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006155220A (ja) | 2006-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6496906B1 (en) | Queue based memory controller | |
| US7222224B2 (en) | System and method for improving performance in computer memory systems supporting multiple memory access latencies | |
| US7277988B2 (en) | System, method and storage medium for providing data caching and data compression in a memory subsystem | |
| US6425044B1 (en) | Apparatus for providing fast memory decode using a bank conflict table | |
| KR100679370B1 (ko) | 메모리 소자에서의 워드 순서지정 방법 | |
| US7899940B2 (en) | Servicing commands | |
| US6046952A (en) | Method and apparatus for optimizing memory performance with opportunistic refreshing | |
| WO2005109218A1 (en) | Memory controller with command look-ahead | |
| JP4317166B2 (ja) | データを転送するインタフェースを有する光記憶システム | |
| US6360305B1 (en) | Method and apparatus for optimizing memory performance with opportunistic pre-charging | |
| JP4726187B2 (ja) | 半導体集積回路 | |
| CN118525335B (zh) | 用于恢复细粒度dram中的常规访问性能的方法和装置 | |
| US7536516B2 (en) | Shared memory device | |
| JP3583844B2 (ja) | キャッシュメモリ方式 | |
| US6425043B1 (en) | Method for providing fast memory decode using a bank conflict table | |
| US20020069311A1 (en) | Bus control device | |
| KR970010367B1 (ko) | 멀티프로세서 시스템에서 주기억장치의 보드내 인터리빙 장치 및 방법 | |
| US20090100220A1 (en) | Memory system, control method thereof and computer system | |
| JP4772975B2 (ja) | 半導体記憶装置 | |
| JP4496923B2 (ja) | 共有メモリシステム | |
| CN118251724A (zh) | 存储器电路 | |
| JP2007108882A (ja) | メモリコントローラ及びメモリ制御方法と情報処理装置 | |
| JPS6269347A (ja) | ダイレクトメモリアクセスコントロ−ラ | |
| JP2000066946A (ja) | メモリコントローラ | |
| WO2007116485A1 (ja) | メモリ装置、そのインタフェース回路、メモリ・システム、メモリ・カード、回路基板及び電子機器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071127 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20071127 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20071127 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20101222 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110107 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110303 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110408 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110411 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140422 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |