DE60202898D1 - Speicherzugriffsarbitrierung mit garantierter Datentransferrate - Google Patents

Speicherzugriffsarbitrierung mit garantierter Datentransferrate

Info

Publication number
DE60202898D1
DE60202898D1 DE60202898T DE60202898T DE60202898D1 DE 60202898 D1 DE60202898 D1 DE 60202898D1 DE 60202898 T DE60202898 T DE 60202898T DE 60202898 T DE60202898 T DE 60202898T DE 60202898 D1 DE60202898 D1 DE 60202898D1
Authority
DE
Germany
Prior art keywords
data transfer
memory access
transfer rate
access arbitration
guaranteed data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60202898T
Other languages
English (en)
Other versions
DE60202898T2 (de
Inventor
Hideyuki Kanzaki
Masataka Osaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of DE60202898D1 publication Critical patent/DE60202898D1/de
Application granted granted Critical
Publication of DE60202898T2 publication Critical patent/DE60202898T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE60202898T 2001-04-25 2002-04-15 Speicherzugriffsarbitrierung mit garantierter Datentransferrate Expired - Fee Related DE60202898T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001127502 2001-04-25
JP2001127502 2001-04-25

Publications (2)

Publication Number Publication Date
DE60202898D1 true DE60202898D1 (de) 2005-03-17
DE60202898T2 DE60202898T2 (de) 2005-08-11

Family

ID=18976359

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60202898T Expired - Fee Related DE60202898T2 (de) 2001-04-25 2002-04-15 Speicherzugriffsarbitrierung mit garantierter Datentransferrate

Country Status (4)

Country Link
US (1) US6820152B2 (de)
EP (1) EP1253518B1 (de)
CN (1) CN1220142C (de)
DE (1) DE60202898T2 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6820152B2 (en) * 2001-04-25 2004-11-16 Matsushita Electric Industrial Co., Ltd. Memory control device and LSI
JP2004287576A (ja) * 2003-03-19 2004-10-14 Matsushita Electric Ind Co Ltd バスコントローラ
US7444668B2 (en) * 2003-05-29 2008-10-28 Freescale Semiconductor, Inc. Method and apparatus for determining access permission
CN100483374C (zh) 2003-06-16 2009-04-29 Nxp股份有限公司 包括存储器的数据处理电路及相关方法
US20050066097A1 (en) * 2003-09-04 2005-03-24 Matsushita Electric Industrial Co., Ltd. Resource management apparatus
US7054968B2 (en) * 2003-09-16 2006-05-30 Denali Software, Inc. Method and apparatus for multi-port memory controller
JP4778199B2 (ja) * 2004-02-26 2011-09-21 富士通株式会社 データ転送装置及びデータ転送方法
JP4480427B2 (ja) * 2004-03-12 2010-06-16 パナソニック株式会社 リソース管理装置
WO2005119465A1 (en) * 2004-06-01 2005-12-15 Ssd Company Limited Data processing unit and bus arbitration unit
JP2006127423A (ja) * 2004-11-01 2006-05-18 Matsushita Electric Ind Co Ltd バス制御装置、調停装置、並びに、その方法及びプログラム
JP4748641B2 (ja) * 2004-12-06 2011-08-17 ルネサスエレクトロニクス株式会社 情報処理システム
US8200887B2 (en) * 2007-03-29 2012-06-12 Violin Memory, Inc. Memory management system and method
CN101263465B (zh) * 2005-09-14 2011-11-09 皇家飞利浦电子股份有限公司 用于总线仲裁的方法和系统
GB2447690B (en) * 2007-03-22 2011-06-08 Advanced Risc Mach Ltd A Data processing apparatus and method for performing multi-cycle arbitration
TWI381353B (zh) * 2007-07-16 2013-01-01 Mstar Semiconductor Inc Priority control device
KR100934227B1 (ko) * 2007-09-21 2009-12-29 한국전자통신연구원 개방형 시리얼 정합 방식을 이용한 메모리 스위칭 컨트롤장치, 그의 동작 방법 및 이에 적용되는 데이터 저장 장치
US7809873B2 (en) * 2008-04-11 2010-10-05 Sandisk Il Ltd. Direct data transfer between slave devices
US8799538B2 (en) * 2008-04-17 2014-08-05 2236008 Ontario Inc. System for managing a cost-constrained resource
EP2207264B1 (de) 2009-01-09 2013-10-30 AKG Acoustics GmbH Analog-Digital-Wandlung
JP2010282296A (ja) * 2009-06-02 2010-12-16 Sanyo Electric Co Ltd データチェック回路
US8539132B2 (en) * 2011-05-16 2013-09-17 Qualcomm Innovation Center, Inc. Method and system for dynamically managing a bus of a portable computing device
CN104636081B (zh) * 2013-11-12 2017-11-14 上海兆芯集成电路有限公司 数据存储系统以及其管理方法
CN103631534B (zh) * 2013-11-12 2017-01-11 北京兆芯电子科技有限公司 数据存储系统以及其管理方法
CN105161135A (zh) * 2015-07-23 2015-12-16 柳州易旺科技有限公司 一种电子产品测试信息的存储方法
TWI621063B (zh) * 2017-01-13 2018-04-11 慧榮科技股份有限公司 主機裝置與資料傳輸速率控制方法
JP6890055B2 (ja) * 2017-06-30 2021-06-18 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4096571A (en) * 1976-09-08 1978-06-20 Codex Corporation System for resolving memory access conflicts among processors and minimizing processor waiting times for access to memory by comparing waiting times and breaking ties by an arbitrary priority ranking
US4232366A (en) * 1978-10-25 1980-11-04 Digital Equipment Corporation Bus for a data processing system with overlapped sequences
US5099420A (en) * 1989-01-10 1992-03-24 Bull Hn Information Systems Inc. Method and apparatus for limiting the utilization of an asynchronous bus with distributed controlled access
US5195089A (en) * 1990-12-31 1993-03-16 Sun Microsystems, Inc. Apparatus and method for a synchronous, high speed, packet-switched bus
US5257356A (en) * 1991-05-28 1993-10-26 Hewlett-Packard Company Method of reducing wasted bus bandwidth due to slow responding slaves in a multiprocessor computer system
US5630163A (en) * 1991-08-09 1997-05-13 Vadem Corporation Computer having a single bus supporting multiple bus architectures operating with different bus parameters
US5533205A (en) 1994-03-30 1996-07-02 International Business Machines Corporation Method and system for efficient bus allocation in a multimedia computer system
US6178475B1 (en) * 1994-12-19 2001-01-23 Advanced Micro Devices Inc. Multimedia system employing timers to properly allocate bus access
US5752266A (en) 1995-03-13 1998-05-12 Fujitsu Limited Method controlling memory access operations by changing respective priorities thereof, based on a situation of the memory, and a system and an integrated circuit implementing the method
JPH08314793A (ja) 1995-03-13 1996-11-29 Fujitsu Ltd メモリアクセス制御方法および該方法を適用した半導体集積回路および画像復号装置
US5745708A (en) * 1995-09-29 1998-04-28 Allen-Bradley Company, Inc. Method for and apparatus for operating a local communications module in arbitrating for mastership of a data transfer across a back plane bus in industrial automation controller
US5764929A (en) * 1995-12-18 1998-06-09 International Business Machines Corporation Method and apparatus for improving bus bandwidth by reducing redundant access attempts
US6055577A (en) * 1996-05-06 2000-04-25 Oracle Corporation System for granting bandwidth for real time processes and assigning bandwidth for non-real time processes while being forced to periodically re-arbitrate for new assigned bandwidth
US5740380A (en) * 1996-07-15 1998-04-14 Micron Electronics, Inc. Method and system for apportioning computer bus bandwidth
US6385678B2 (en) * 1996-09-19 2002-05-07 Trimedia Technologies, Inc. Method and apparatus for bus arbitration with weighted bandwidth allocation
US5784569A (en) 1996-09-23 1998-07-21 Silicon Graphics, Inc. Guaranteed bandwidth allocation method in a computer system for input/output data transfers
JPH11161505A (ja) * 1997-12-01 1999-06-18 Matsushita Electric Ind Co Ltd メディア送出装置
US6138200A (en) 1998-06-09 2000-10-24 International Business Machines Corporation System for allocating bus bandwidth by assigning priority for each bus duration time slot to application using bus frame and bus duration
US6199132B1 (en) * 1998-06-17 2001-03-06 Advanced Micro Devices, Inc. Communication link with isochronous and asynchronous priority modes
US6363445B1 (en) * 1998-10-15 2002-03-26 Micron Technology, Inc. Method of bus arbitration using requesting device bandwidth and priority ranking
US6425032B1 (en) * 1999-04-15 2002-07-23 Lucent Technologies Inc. Bus controller handling a dynamically changing mix of multiple nonpre-emptable periodic and aperiodic devices
US6532507B1 (en) * 1999-05-28 2003-03-11 National Semiconductor Corporation Digital signal processor and method for prioritized access by multiple core processors to shared device
US6418502B1 (en) * 1999-06-03 2002-07-09 Micron Technology, Inc. AGP clock start/stop detection circuit
US6820152B2 (en) * 2001-04-25 2004-11-16 Matsushita Electric Industrial Co., Ltd. Memory control device and LSI

Also Published As

Publication number Publication date
US20020161956A1 (en) 2002-10-31
EP1253518A1 (de) 2002-10-30
CN1383066A (zh) 2002-12-04
DE60202898T2 (de) 2005-08-11
US6820152B2 (en) 2004-11-16
EP1253518B1 (de) 2005-02-09
CN1220142C (zh) 2005-09-21

Similar Documents

Publication Publication Date Title
DE60202898D1 (de) Speicherzugriffsarbitrierung mit garantierter Datentransferrate
DE60231305D1 (de) Lager mit datenspeichereinrichtung
DE60114359D1 (de) Datenspeicheranordnung
DE60137403D1 (de) Datenspeicheranordnung
DE60311426D1 (de) Datentransferverfahren
DE50100955D1 (de) Elektrooptisches datenübertragungsmodul
DE69935852D1 (de) Host-Zugriff zu gemeinschaftlichem Speicher mit Hochprioritätsbetriebsart
IL169151A0 (en) Memory system having fast and slow data reading mechanisms
NL1022091A1 (nl) Meervoudige interfacegeheugenkaart.
AU2002361603A1 (en) Transferring data using direct memory access
DE60224774D1 (de) Datenverarbeitungssystem mit Lese-, Änderungs- und Schreibeinheit
DE60328303D1 (de) Chipkarte, datentransfereinrichtung, datentransfer
DE60042640D1 (de) Datenprozessor mit cachespeicher
DE60223752D1 (de) Datenübertragungssteurungsanordnung, Halbleiterspeicheranordnung und elektronisches Informationsgerät
DE60040735D1 (de) R datenübertragung
DE60000518D1 (de) Datenkassettenaustauschgerät
DE60320649D1 (de) Datenspeicher mit beschränktem Zugang
FR2837611B1 (fr) Circuit de conservation de donnees
DE50208074D1 (de) Holographischer datenspeicher
DE60221313D1 (de) Direktzugriffsspeicher
DE60310157D1 (de) Datentransfersystem
DE60323246D1 (de) TAP-Daten-Transfer mit doppelter Daten-Rate
EP1355487A4 (de) Gerät zum übertragen von daten
DE60310752D1 (de) Datenzugriffsprozess
DE69932785D1 (de) Datenübertragung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: PANASONIC CORP., KADOMA, OSAKA, JP

8339 Ceased/non-payment of the annual fee