CN1086817C - 将dram模块连接到交换机控制系统中的dram上的方法 - Google Patents
将dram模块连接到交换机控制系统中的dram上的方法 Download PDFInfo
- Publication number
- CN1086817C CN1086817C CN96103285A CN96103285A CN1086817C CN 1086817 C CN1086817 C CN 1086817C CN 96103285 A CN96103285 A CN 96103285A CN 96103285 A CN96103285 A CN 96103285A CN 1086817 C CN1086817 C CN 1086817C
- Authority
- CN
- China
- Prior art keywords
- dram
- control signal
- memory block
- low level
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
- Dram (AREA)
Abstract
Description
Claims (11)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR4577/95 | 1995-03-07 | ||
KR1019950004577A KR0144035B1 (ko) | 1995-03-07 | 1995-03-07 | 전전자 교환기내 상위 제어계의 d-램 모듈 접속방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1138718A CN1138718A (zh) | 1996-12-25 |
CN1086817C true CN1086817C (zh) | 2002-06-26 |
Family
ID=19409314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN96103285A Expired - Fee Related CN1086817C (zh) | 1995-03-07 | 1996-03-07 | 将dram模块连接到交换机控制系统中的dram上的方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5890194A (zh) |
KR (1) | KR0144035B1 (zh) |
CN (1) | CN1086817C (zh) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1992022879A1 (en) * | 1991-06-13 | 1992-12-23 | Abbott Laboratories | Optical imaging for positioning and cell counting |
US5270964A (en) * | 1992-05-19 | 1993-12-14 | Sun Microsystems, Inc. | Single in-line memory module |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03282648A (ja) * | 1990-03-29 | 1991-12-12 | Sharp Corp | メモリ制御装置 |
WO1992002879A1 (en) * | 1990-08-03 | 1992-02-20 | Du Pont Pixel Systems Limited | Virtual memory system |
US5357624A (en) * | 1991-10-23 | 1994-10-18 | Ast Research, Inc. | Single inline memory module support system |
US5613094A (en) * | 1994-10-17 | 1997-03-18 | Smart Modular Technologies | Method and apparatus for enabling an assembly of non-standard memory components to emulate a standard memory module |
-
1995
- 1995-03-07 KR KR1019950004577A patent/KR0144035B1/ko not_active IP Right Cessation
-
1996
- 1996-03-05 US US08/611,173 patent/US5890194A/en not_active Expired - Lifetime
- 1996-03-07 CN CN96103285A patent/CN1086817C/zh not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1992022879A1 (en) * | 1991-06-13 | 1992-12-23 | Abbott Laboratories | Optical imaging for positioning and cell counting |
US5270964A (en) * | 1992-05-19 | 1993-12-14 | Sun Microsystems, Inc. | Single in-line memory module |
Also Published As
Publication number | Publication date |
---|---|
KR960035201A (ko) | 1996-10-24 |
KR0144035B1 (ko) | 1998-08-17 |
CN1138718A (zh) | 1996-12-25 |
US5890194A (en) | 1999-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5924111A (en) | Method and system for interleaving data in multiple memory bank partitions | |
CN101473438B (zh) | 具有单个接口的混合存储器设备和方法 | |
KR101467623B1 (ko) | 메모리 모듈 및 메모리 모듈 제어 방법 | |
CA2116985C (en) | Memory system | |
US6356991B1 (en) | Programmable address translation system | |
KR101392609B1 (ko) | 직렬로 상호접속된 장치에 대해 장치 식별자를 확립하는 기기 및 방법 | |
US20100262751A1 (en) | Memory Control Unit Mapping Physical Address to DRAM Address for a Non-Power-of-Two Number of Memory Ranks Using Lower Order Physical Address Bits | |
WO2001006371A1 (en) | Improved memory system apparatus and method | |
US7245539B2 (en) | Memory card, semiconductor device, and method of controlling semiconductor memory | |
US5765182A (en) | Interleaving memory on separate boards | |
JP2005050324A (ja) | インタフェース変換システム及びその方法 | |
JP3639464B2 (ja) | 情報処理システム | |
EP0814478A2 (en) | Multibank-multiport memories and systems and methods using the same | |
CN85106711A (zh) | 微处理机系统的存储管理 | |
JP2002073412A (ja) | メモリへのアクセス方法及びメモリ | |
US4473877A (en) | Parasitic memory expansion for computers | |
JPH04503275A (ja) | メモリデータ保全システム | |
JP2007213055A (ja) | シンクロナスダイナミックランダムアクセスメモリを用いたフレームデータの転送方法及びフレームデータのソースドライバへの転送方法並びにタイミング制御モジュール | |
CN1086817C (zh) | 将dram模块连接到交换机控制系统中的dram上的方法 | |
CN100386821C (zh) | 存储器及其访问方法 | |
US6483753B1 (en) | Endianess independent memory interface | |
JPH11250660A (ja) | メモリデバイスおよび該メモリデバイスのアドレッシング方法 | |
US6742077B1 (en) | System for accessing a memory comprising interleaved memory modules having different capacities | |
US7191305B2 (en) | Method and apparatus for address decoding of embedded DRAM devices | |
JP3349929B2 (ja) | メモリ制御装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee |
Owner name: CO., LTD. HYUNDAI INFORMATION TONG Free format text: FORMER NAME OR ADDRESS: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. |
|
CP01 | Change in the name or title of a patent holder |
Patentee after: Hyundai Information Tong Co., Ltd. Patentee before: Hyundai Electronics Industries Co., Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: UT STARCOM KOREA LTD. Free format text: FORMER OWNER: CO., LTD. HYUNDAI INFORMATION TONG Effective date: 20040604 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20040604 Address after: Gyeonggi Do, South Korea Patentee after: Utstarcom Korea Ltd. Address before: Gyeonggi Do, South Korea Patentee before: Hyundai Information Tong Co., Ltd. |
|
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |