JP2003103837A5 - - Google Patents

Download PDF

Info

Publication number
JP2003103837A5
JP2003103837A5 JP2002179391A JP2002179391A JP2003103837A5 JP 2003103837 A5 JP2003103837 A5 JP 2003103837A5 JP 2002179391 A JP2002179391 A JP 2002179391A JP 2002179391 A JP2002179391 A JP 2002179391A JP 2003103837 A5 JP2003103837 A5 JP 2003103837A5
Authority
JP
Japan
Prior art keywords
signals
timing
circuit
signal
generating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002179391A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003103837A (ja
Filing date
Publication date
Priority claimed from US09/888,122 external-priority patent/US6439679B1/en
Application filed filed Critical
Publication of JP2003103837A publication Critical patent/JP2003103837A/ja
Publication of JP2003103837A5 publication Critical patent/JP2003103837A5/ja
Pending legal-status Critical Current

Links

JP2002179391A 2001-06-22 2002-06-20 パルス幅被変調信号を生成する方法および装置 Pending JP2003103837A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/888122 2001-06-22
US09/888,122 US6439679B1 (en) 2001-06-22 2001-06-22 Pulse with modulation signal generating methods and apparatuses

Publications (2)

Publication Number Publication Date
JP2003103837A JP2003103837A (ja) 2003-04-09
JP2003103837A5 true JP2003103837A5 (enExample) 2005-09-29

Family

ID=25392567

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002179391A Pending JP2003103837A (ja) 2001-06-22 2002-06-20 パルス幅被変調信号を生成する方法および装置

Country Status (2)

Country Link
US (1) US6439679B1 (enExample)
JP (1) JP2003103837A (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7024568B2 (en) * 2002-09-06 2006-04-04 National Semiconductor Corporation Method and system for providing self-calibration for adaptively adjusting a power supply voltage in a digital processing system
US6998928B2 (en) * 2003-05-06 2006-02-14 Motorola, Inc. Digital pulse width modulation
US7002425B2 (en) * 2003-09-16 2006-02-21 Nokia Corporation Pulse modulation
US6947493B2 (en) * 2003-10-10 2005-09-20 Atmel Corporation Dual phase pulse modulation decoder circuit
US7283011B2 (en) * 2003-10-10 2007-10-16 Atmel Corporation Method for performing dual phase pulse modulation
US7103110B2 (en) * 2003-10-10 2006-09-05 Atmel Corporation Dual phase pulse modulation encoder circuit
US7079577B2 (en) * 2004-09-08 2006-07-18 Atmel Corporation Wide window decoder circuit for dual phase pulse modulation
US7459951B2 (en) * 2006-02-22 2008-12-02 Exar Corporation Self-calibrating digital pulse-width modulator (DPWM)
FI20065260A0 (fi) * 2006-04-24 2006-04-24 Nokia Corp Vaihdemodulaattori
WO2009156795A1 (en) * 2008-06-27 2009-12-30 Freescale Semiconductor, Inc. Method and apparatus for generating a modulated waveform signal
KR101459320B1 (ko) * 2008-07-04 2014-11-21 삼성전자주식회사 잉크젯 프린터의 잉크 분사 제어장치 및 방법
CN101372170B (zh) * 2008-09-08 2010-09-08 北大方正集团有限公司 一种用于喷墨打印装置的脉冲宽度控制装置及方法
US8757750B2 (en) 2010-03-12 2014-06-24 Hewlett-Packard Development Company, L.P. Crosstalk reduction in piezo printhead
KR20220121632A (ko) 2021-02-25 2022-09-01 삼성전자주식회사 집적회로 및 집적회로 동작 방법

Similar Documents

Publication Publication Date Title
JP2003103837A5 (enExample)
JPH07191624A (ja) マトリックス表示装置のデータドライバ
EP1067690A3 (en) A variable phase shifting clock generator
JP2006101269A (ja) ラッチクロック生成回路及びシリアル−パラレル変換回路
DE60015939D1 (de) Verfahren und schaltung um an zwei enden getakten daten zu empfangen
US20060149989A1 (en) Method and apparatus for generating a second signal having a clock based on a second clock from a first signal having a first clock
EP1673862A2 (en) Selectable delay pulse generator
JP2003266760A5 (enExample)
JP2757360B2 (ja) １−７コード変換回路
SU1651382A2 (ru) Преобразователь кода в широтно-модулированный импульсный сигнал
US7272069B2 (en) Multiple-clock controlled logic signal generating circuit
JPS62184868A (ja) 可階調印字ｌｅｄヘツド
JPH02218243A (ja) デジタルデータ転送方式
JP2006525750A (ja) 波形グリッチ防止方法
TW538594B (en) Clock switching architecture and clock switching method thereof
JP2004040451A (ja) Ｐｗｍ信号生成回路
RU2282306C1 (ru) Преобразователь кода
JPS61255120A (ja) 位相調整回路
SU1264001A1 (ru) Регистрирующее устройство с контролем
JPH03222539A (ja) スタートビット検出回路
JP2590838B2 (ja) パルス発振回路
SU1721828A1 (ru) Преобразователь двоичного кода в избыточный двоичный код
JP2009027411A (ja) データ信号遅延回路
JPH0615120U (ja) 動作周波数設定回路
JPH0442664A (ja) ライン・サーマル・プリンタ