JP2002367385A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002367385A5 JP2002367385A5 JP2001172855A JP2001172855A JP2002367385A5 JP 2002367385 A5 JP2002367385 A5 JP 2002367385A5 JP 2001172855 A JP2001172855 A JP 2001172855A JP 2001172855 A JP2001172855 A JP 2001172855A JP 2002367385 A5 JP2002367385 A5 JP 2002367385A5
- Authority
- JP
- Japan
- Prior art keywords
- sense line
- sense
- memory cell
- detecting
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 6
- 238000001514 detection method Methods 0.000 claims 5
- 230000000295 complement effect Effects 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001172855A JP2002367385A (ja) | 2001-06-07 | 2001-06-07 | 半導体メモリ装置 |
| US10/119,840 US6950341B2 (en) | 2001-06-07 | 2002-04-11 | Semiconductor memory device having plural sense amplifiers |
| KR10-2002-0031632A KR100426912B1 (ko) | 2001-06-07 | 2002-06-05 | 반도체 메모리 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001172855A JP2002367385A (ja) | 2001-06-07 | 2001-06-07 | 半導体メモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002367385A JP2002367385A (ja) | 2002-12-20 |
| JP2002367385A5 true JP2002367385A5 (enExample) | 2005-06-23 |
Family
ID=19014415
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001172855A Pending JP2002367385A (ja) | 2001-06-07 | 2001-06-07 | 半導体メモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2002367385A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007113731A1 (en) * | 2006-03-30 | 2007-10-11 | Nxp B.V. | Electronic circuit that comprises a memory matrix and method of reading for bitline noise compensation |
| KR100979374B1 (ko) * | 2007-11-30 | 2010-09-02 | 주식회사 하이닉스반도체 | 상 변화 메모리 장치 |
| JP5342027B2 (ja) * | 2012-01-30 | 2013-11-13 | 凸版印刷株式会社 | 不揮発性メモリ |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH09161498A (ja) * | 1995-12-05 | 1997-06-20 | Sharp Corp | 半導体記憶装置 |
| JP3602939B2 (ja) * | 1996-11-19 | 2004-12-15 | 松下電器産業株式会社 | 半導体記憶装置 |
-
2001
- 2001-06-07 JP JP2001172855A patent/JP2002367385A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8199552B2 (en) | Unit cell of nonvolatile memory device and nonvolatile memory device having the same | |
| US7317646B2 (en) | Memory device having shared open bit line sense amplifier architecture | |
| JP2003297077A5 (enExample) | ||
| JP2001291389A5 (enExample) | ||
| KR100253781B1 (ko) | 스태틱형 반도체 기억 장치 및 그 동작 방법 | |
| US20060083098A1 (en) | Electronic memory with binary storage elements | |
| US6504751B2 (en) | Integrated memory having memory cells with a magnetoresistive storage property and method of operating such a memory | |
| EP0457347B1 (en) | Semiconductor memory device | |
| JPS6035755B2 (ja) | センス増幅器 | |
| US5982692A (en) | Bit line boost amplifier | |
| JP2002367385A5 (enExample) | ||
| US8064240B2 (en) | Semiconductor memory device | |
| JP2002198499A5 (enExample) | ||
| CN101206917A (zh) | 半导体集成电路及其操作方法 | |
| US7009899B2 (en) | Bit line precharge signal generator for memory device | |
| US6735136B2 (en) | Semiconductor memory device capable of preventing coupling noise between adjacent bit lines in different columns | |
| JP4440558B2 (ja) | 半導体メモリー装置 | |
| US7580294B2 (en) | Semiconductor memory device comprising two rows of pads | |
| US6721221B2 (en) | Sense amplifier and architecture for open digit arrays | |
| US5907516A (en) | Semiconductor memory device with reduced data bus line load | |
| US6188601B1 (en) | Ferroelectric memory device having single bit line coupled to at least one memory cell | |
| JPH0449196B2 (enExample) | ||
| JPH11232868A5 (enExample) | ||
| KR100809963B1 (ko) | 개선된 데이터 입출력 경로를 갖는 반도체 메모리 장치 | |
| KR100546284B1 (ko) | 반도체 메모리 장치의 데이터 감지 회로 |