JP2001506421A - プラズマ誘発帯電損傷を低減するための方法 - Google Patents

プラズマ誘発帯電損傷を低減するための方法

Info

Publication number
JP2001506421A
JP2001506421A JP52805398A JP52805398A JP2001506421A JP 2001506421 A JP2001506421 A JP 2001506421A JP 52805398 A JP52805398 A JP 52805398A JP 52805398 A JP52805398 A JP 52805398A JP 2001506421 A JP2001506421 A JP 2001506421A
Authority
JP
Japan
Prior art keywords
plasma
etching
conductive layer
chamber
etch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP52805398A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001506421A5 (enExample
Inventor
パトリック・ロジャー
シウ・スタンレイ・シー．
アツェイ・ルイサリタ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corp filed Critical Lam Research Corp
Publication of JP2001506421A publication Critical patent/JP2001506421A/ja
Publication of JP2001506421A5 publication Critical patent/JP2001506421A5/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00—Cleaning of wafers, substrates or parts of devices
    • H10P70/20—Cleaning during device manufacture
    • H10P70/27—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers
    • H10P70/273—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers the processing being a delineation of conductive layers, e.g. by RIE
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas

Landscapes

  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Secondary Cells (AREA)
JP52805398A 1996-12-18 1997-12-18 プラズマ誘発帯電損傷を低減するための方法 Pending JP2001506421A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/768,618 US6309979B1 (en) 1996-12-18 1996-12-18 Methods for reducing plasma-induced charging damage
US08/768,618 1996-12-18
PCT/US1997/024227 WO1998027581A1 (en) 1996-12-18 1997-12-18 Methods for reducing plasma-induced charging damage

Publications (2)

Publication Number Publication Date
JP2001506421A true JP2001506421A (ja) 2001-05-15
JP2001506421A5 JP2001506421A5 (enExample) 2005-11-24

Family

ID=25083007

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52805398A Pending JP2001506421A (ja) 1996-12-18 1997-12-18 プラズマ誘発帯電損傷を低減するための方法

Country Status (8)

Country Link
US (1) US6309979B1 (enExample)
EP (1) EP0954877B1 (enExample)
JP (1) JP2001506421A (enExample)
KR (1) KR100535961B1 (enExample)
AT (1) ATE458272T1 (enExample)
DE (1) DE69739768D1 (enExample)
TW (1) TW380285B (enExample)
WO (1) WO1998027581A1 (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006508541A (ja) * 2002-11-29 2006-03-09 東京エレクトロン株式会社 基板帯電ダメージを抑制するための方法及び装置
JP2007227816A (ja) * 2006-02-27 2007-09-06 Consortium For Advanced Semiconductor Materials & Related Technologies プラズマ処理終了方法
JP2016009805A (ja) * 2014-06-25 2016-01-18 キヤノン株式会社 半導体装置の製造方法

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6309979B1 (en) * 1996-12-18 2001-10-30 Lam Research Corporation Methods for reducing plasma-induced charging damage
TW451344B (en) * 2000-03-15 2001-08-21 Winbond Electronics Corp Profile controlling method to etch metal layer
DE10050047B4 (de) * 2000-10-10 2006-07-13 Promos Technologies, Inc. Trockenreinigungsverfahren statt der herkömmlichen Nassreinigung nach der Ätzung von Metallen
DE10111989C2 (de) * 2001-03-13 2003-11-06 Infineon Technologies Ag Verfahren zur Herstellung von Strukturen in einer Halbleiterschaltung, wobei eine Verringerung plasmainduzierter Aufladung eintritt
US6686254B2 (en) * 2001-04-27 2004-02-03 Motorola, Inc. Semiconductor structure and method for reducing charge damage
US7098141B1 (en) 2003-03-03 2006-08-29 Lam Research Corporation Use of silicon containing gas for CD and profile feature enhancements of gate and shallow trench structures
US6869542B2 (en) * 2003-03-12 2005-03-22 International Business Machines Corporation Hard mask integrated etch process for patterning of silicon oxide and other dielectric materials
KR20050033216A (ko) * 2003-10-06 2005-04-12 동부아남반도체 주식회사 고밀도 플라즈마 설비
US7164095B2 (en) * 2004-07-07 2007-01-16 Noritsu Koki Co., Ltd. Microwave plasma nozzle with enhanced plume stability and heating efficiency
US7806077B2 (en) 2004-07-30 2010-10-05 Amarante Technologies, Inc. Plasma nozzle array for providing uniform scalable microwave plasma generation
US20060021980A1 (en) * 2004-07-30 2006-02-02 Lee Sang H System and method for controlling a power distribution within a microwave cavity
US7271363B2 (en) * 2004-09-01 2007-09-18 Noritsu Koki Co., Ltd. Portable microwave plasma systems including a supply line for gas and microwaves
US7189939B2 (en) * 2004-09-01 2007-03-13 Noritsu Koki Co., Ltd. Portable microwave plasma discharge unit
US20060052883A1 (en) * 2004-09-08 2006-03-09 Lee Sang H System and method for optimizing data acquisition of plasma using a feedback control module
KR100584781B1 (ko) * 2004-12-02 2006-05-29 삼성전자주식회사 반도체 장치의 제조 방법 및 이를 이용한 박막 제조 방법
CN100413034C (zh) * 2005-12-08 2008-08-20 北京北方微电子基地设备工艺研究中心有限责任公司 一种能够防止器件等离子体损伤的多晶硅刻蚀工艺
US7846800B2 (en) * 2008-03-06 2010-12-07 Chartered Semiconductor Manufacturing, Ltd. Avoiding plasma charging in integrated circuits
US20100326954A1 (en) * 2009-06-26 2010-12-30 Zhen Yu Zhuo Method of etching a multi-layer
WO2011162770A1 (en) 2010-06-25 2011-12-29 Tousimis Anastasios J Integrated processing and critical point drying systems for semiconductor and mems devices

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63102318A (ja) * 1986-10-20 1988-05-07 Tokyo Electron Ltd プラズマエツチング方法
US4808259A (en) * 1988-01-25 1989-02-28 Intel Corporation Plasma etching process for MOS circuit pregate etching utiliizing a multi-step power reduction recipe
US5160407A (en) 1991-01-02 1992-11-03 Applied Materials, Inc. Low pressure anisotropic etch process for tantalum silicide or titanium silicide layer formed over polysilicon layer deposited on silicon oxide layer on semiconductor wafer
DE4132564C2 (de) 1991-09-30 1994-11-03 Siemens Ag Verfahren zum Plasmaätzen mit mikrowellenenergiegespeister Voranregung der Ätzgase bei der Herstellung integrierter Halbleiterschaltungen und Verwendung des Verfahrens
US5242532A (en) 1992-03-20 1993-09-07 Vlsi Technology, Inc. Dual mode plasma etching system and method of plasma endpoint detection
JP3211391B2 (ja) 1992-07-29 2001-09-25 松下電器産業株式会社 ドライエッチング方法
JP3360404B2 (ja) 1994-04-01 2002-12-24 ソニー株式会社 プラズマエッチング方法
US5582679A (en) 1994-09-12 1996-12-10 Chartered Semiconductor Manufacturing Pte Ltd. Enhanced metal etch process
EP0731501A1 (en) 1995-03-08 1996-09-11 International Business Machines Corporation Method for plasma etching an oxide/polycide structure
US5667630A (en) 1995-04-28 1997-09-16 Vanguard International Semiconductor Corporation Low charge-up reactive ion metal etch process
US6309979B1 (en) * 1996-12-18 2001-10-30 Lam Research Corporation Methods for reducing plasma-induced charging damage

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006508541A (ja) * 2002-11-29 2006-03-09 東京エレクトロン株式会社 基板帯電ダメージを抑制するための方法及び装置
JP4773096B2 (ja) * 2002-11-29 2011-09-14 東京エレクトロン株式会社 基板帯電ダメージを抑制するための方法
JP2007227816A (ja) * 2006-02-27 2007-09-06 Consortium For Advanced Semiconductor Materials & Related Technologies プラズマ処理終了方法
JP2016009805A (ja) * 2014-06-25 2016-01-18 キヤノン株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
KR100535961B1 (ko) 2005-12-09
EP0954877B1 (en) 2010-02-17
WO1998027581A1 (en) 1998-06-25
US6309979B1 (en) 2001-10-30
KR20000057465A (ko) 2000-09-15
DE69739768D1 (de) 2010-04-01
TW380285B (en) 2000-01-21
EP0954877A1 (en) 1999-11-10
ATE458272T1 (de) 2010-03-15

Similar Documents

Publication Publication Date Title
US6090717A (en) High density plasma etching of metallization layer using chlorine and nitrogen
Graves Plasma processing
US5980768A (en) Methods and apparatus for removing photoresist mask defects in a plasma reactor
JP2001506421A (ja) プラズマ誘発帯電損傷を低減するための方法
US6833325B2 (en) Method for plasma etching performance enhancement
Nojiri Dry etching technology for semiconductors
Armacost et al. Plasma-etching processes for ULSI semiconductor circuits
US6004884A (en) Methods and apparatus for etching semiconductor wafers
KR101029947B1 (ko) 플라즈마 에칭 성능 강화를 위한 방법
US7977390B2 (en) Method for plasma etching performance enhancement
US5827437A (en) Multi-step metallization etch
WO1997045866A1 (en) Mechanism for uniform etching by minimizing effects of etch rate loading
US8642482B2 (en) Plasma etching method, control program and computer storage medium
US4997520A (en) Method for etching tungsten
WO1998028785A1 (en) Methods for improving photoresist selectivity and reducing etch rate loading
JP3339920B2 (ja) ＳｉＯｘ材料をプラズマエッチングするための方法および集積回路内の層間の金属接続部を生成するための方法
US5849641A (en) Methods and apparatus for etching a conductive layer to improve yield
JP4351806B2 (ja) フォトレジストマスクを使用してエッチングするための改良技術
US6410451B2 (en) Techniques for improving etching in a plasma processing chamber
US5952244A (en) Methods for reducing etch rate loading while etching through a titanium nitride anti-reflective layer and an aluminum-based metallization layer
US6017825A (en) Etch rate loading improvement
US5846443A (en) Methods and apparatus for etching semiconductor wafers and layers thereof
Pu Plasma etch equipment
US20250299962A1 (en) Method for etching a layer through a patterned mask layer
US5904862A (en) Methods for etching borophosphosilicate glass

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041215

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050301

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070515

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20070810

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20070914

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071113

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080304