JP2001184300A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001184300A5 JP2001184300A5 JP1999368800A JP36880099A JP2001184300A5 JP 2001184300 A5 JP2001184300 A5 JP 2001184300A5 JP 1999368800 A JP1999368800 A JP 1999368800A JP 36880099 A JP36880099 A JP 36880099A JP 2001184300 A5 JP2001184300 A5 JP 2001184300A5
- Authority
- JP
- Japan
- Prior art keywords
- bus
- value
- timer
- channel
- data processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004044 response Effects 0.000 claims 2
- 230000002194 synthesizing effect Effects 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP36880099A JP2001184300A (ja) | 1999-12-27 | 1999-12-27 | データ処理プロセッサ |
| US09/745,928 US6658511B2 (en) | 1999-12-27 | 2000-12-26 | Data processing processor |
| US10/673,851 US6944696B2 (en) | 1999-12-27 | 2003-09-30 | Data processing processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP36880099A JP2001184300A (ja) | 1999-12-27 | 1999-12-27 | データ処理プロセッサ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001184300A JP2001184300A (ja) | 2001-07-06 |
| JP2001184300A5 true JP2001184300A5 (enExample) | 2004-09-24 |
Family
ID=18492793
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP36880099A Pending JP2001184300A (ja) | 1999-12-27 | 1999-12-27 | データ処理プロセッサ |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US6658511B2 (enExample) |
| JP (1) | JP2001184300A (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001184300A (ja) * | 1999-12-27 | 2001-07-06 | Hitachi Ltd | データ処理プロセッサ |
| JP2003058272A (ja) * | 2001-08-21 | 2003-02-28 | Mitsubishi Electric Corp | 半導体装置およびそれに用いられる半導体チップ |
| JP2004287576A (ja) | 2003-03-19 | 2004-10-14 | Matsushita Electric Ind Co Ltd | バスコントローラ |
| JP4624715B2 (ja) * | 2004-05-13 | 2011-02-02 | ルネサスエレクトロニクス株式会社 | システムlsi |
| CN100365602C (zh) * | 2004-12-31 | 2008-01-30 | 北京中星微电子有限公司 | 实现多个主动装置对单一总线上从动装置进行存取的设备 |
| FR2888017B1 (fr) * | 2005-07-01 | 2007-08-31 | Atmel Nantes Sa Sa | Dispositif d'arbitrage asynchrone et microcontroleur comprenant un tel dispositif d'arbitrage |
| JP2007164428A (ja) * | 2005-12-13 | 2007-06-28 | Oki Electric Ind Co Ltd | バス調停回路及びそれを用いたマルチレイヤバスシステム |
| JP2008130056A (ja) * | 2006-11-27 | 2008-06-05 | Renesas Technology Corp | 半導体回路 |
| GB2447690B (en) * | 2007-03-22 | 2011-06-08 | Advanced Risc Mach Ltd | A Data processing apparatus and method for performing multi-cycle arbitration |
| TWI463322B (zh) * | 2009-08-06 | 2014-12-01 | Asustek Comp Inc | 具有雙主機之電腦系統 |
| KR102373544B1 (ko) | 2015-11-06 | 2022-03-11 | 삼성전자주식회사 | 요청 기반의 리프레쉬를 수행하는 메모리 장치, 메모리 시스템 및 메모리 장치의 동작방법 |
| KR20170089678A (ko) * | 2016-01-27 | 2017-08-04 | 한국전자통신연구원 | 처리 유닛, 인-메모리 데이터 처리 장치 및 방법 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5016162A (en) * | 1988-03-30 | 1991-05-14 | Data General Corp. | Contention revolution in a digital computer system |
| US5105424A (en) * | 1988-06-02 | 1992-04-14 | California Institute Of Technology | Inter-computer message routing system with each computer having separate routinng automata for each dimension of the network |
| JP2659557B2 (ja) * | 1988-07-27 | 1997-09-30 | 株式会社日立製作所 | 描画システム及び描画方法 |
| JPH03263158A (ja) | 1990-03-13 | 1991-11-22 | Nec Corp | 共通バス調停制御方式 |
| JP3263158B2 (ja) | 1992-12-21 | 2002-03-04 | フクダ電子株式会社 | 超音波探触子 |
| EP0647931B1 (en) * | 1993-08-13 | 1999-03-10 | Sun Microsystems, Inc. | High speed method and apparatus for generating animation by means of a three-region frame buffer and associated region pointers |
| US6026455A (en) * | 1994-02-24 | 2000-02-15 | Intel Corporation | Architecture and method for providing guaranteed access for a retrying bus master to a data transfer bridge connecting two buses in a computer system |
| US5752266A (en) * | 1995-03-13 | 1998-05-12 | Fujitsu Limited | Method controlling memory access operations by changing respective priorities thereof, based on a situation of the memory, and a system and an integrated circuit implementing the method |
| US5767866A (en) * | 1995-06-07 | 1998-06-16 | Seiko Epson Corporation | Computer system with efficient DRAM access |
| TW448363B (en) * | 1997-02-17 | 2001-08-01 | Ssd Co Ltd | High speed processor system with bus arbitration |
| US5862353A (en) * | 1997-03-25 | 1999-01-19 | International Business Machines Corporation | Systems and methods for dynamically controlling a bus |
| US5884051A (en) * | 1997-06-13 | 1999-03-16 | International Business Machines Corporation | System, methods and computer program products for flexibly controlling bus access based on fixed and dynamic priorities |
| US6034542A (en) * | 1997-10-14 | 2000-03-07 | Xilinx, Inc. | Bus structure for modularized chip with FPGA modules |
| US6240475B1 (en) * | 1997-12-30 | 2001-05-29 | Adaptec, Inc. | Timer based arbitrations scheme for a PCI multi-function device |
| JP2000040061A (ja) * | 1998-05-20 | 2000-02-08 | Oki Data Corp | バス使用権調停システム |
| JP2001184300A (ja) * | 1999-12-27 | 2001-07-06 | Hitachi Ltd | データ処理プロセッサ |
-
1999
- 1999-12-27 JP JP36880099A patent/JP2001184300A/ja active Pending
-
2000
- 2000-12-26 US US09/745,928 patent/US6658511B2/en not_active Expired - Lifetime
-
2003
- 2003-09-30 US US10/673,851 patent/US6944696B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6104417A (en) | Unified memory computer architecture with dynamic graphics memory allocation | |
| EP1058891B1 (en) | Multi-processor system with preemptive memory sharing | |
| JP3579461B2 (ja) | データ処理システム及びデータ処理装置 | |
| JP6078173B2 (ja) | アイドル状態の構成要素の電力を落とすことによるディスプレイパイプラインにおける電力節約方法及び機器 | |
| JP2001184300A5 (enExample) | ||
| JP4786209B2 (ja) | メモリアクセス装置 | |
| US10362267B2 (en) | Image processing apparatus and electronic device including the same | |
| US6782433B2 (en) | Data transfer apparatus | |
| US20140085320A1 (en) | Efficient processing of access requests for a shared resource | |
| JP2001184300A (ja) | データ処理プロセッサ | |
| JP2004118252A (ja) | 半導体データ処理装置 | |
| US5539916A (en) | DMA control for continuing transfer to input/output device in a cycle steal mode | |
| US20060050992A1 (en) | Image processing device and image processing method | |
| JP5623150B2 (ja) | 電子機器及びその制御方法 | |
| JP2007172254A (ja) | メモリ制御回路 | |
| JP3610029B2 (ja) | データ処理システム | |
| US20060047866A1 (en) | Computer system having direct memory access controller | |
| JP2005346715A (ja) | マルチポートランダムアクセスメモリ | |
| JP2002207541A (ja) | マイクロコンピュータ及びデータ処理装置 | |
| JP3537786B2 (ja) | データ処理システム | |
| JP2001243112A (ja) | 画像メモリアクセス装置 | |
| JPS61120396A (ja) | マイクロ・プロセッサ | |
| JP3610030B2 (ja) | データ処理システム | |
| JPH1196103A (ja) | メモリ監視機能付i/oコントローラ | |
| JP2019109557A (ja) | 半導体記憶装置及び画像処理装置 |