JP2001015718A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001015718A5 JP2001015718A5 JP1999187051A JP18705199A JP2001015718A5 JP 2001015718 A5 JP2001015718 A5 JP 2001015718A5 JP 1999187051 A JP1999187051 A JP 1999187051A JP 18705199 A JP18705199 A JP 18705199A JP 2001015718 A5 JP2001015718 A5 JP 2001015718A5
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- signal line
- mos transistor
- semiconductor memory
- nonvolatile semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 29
- 238000009792 diffusion process Methods 0.000 claims 15
- 239000000758 substrate Substances 0.000 claims 4
- 238000003491 array Methods 0.000 claims 2
- 230000015556 catabolic process Effects 0.000 claims 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18705199A JP4398541B2 (ja) | 1999-06-30 | 1999-06-30 | 不揮発性半導体メモリ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18705199A JP4398541B2 (ja) | 1999-06-30 | 1999-06-30 | 不揮発性半導体メモリ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001015718A JP2001015718A (ja) | 2001-01-19 |
| JP2001015718A5 true JP2001015718A5 (enExample) | 2005-10-06 |
| JP4398541B2 JP4398541B2 (ja) | 2010-01-13 |
Family
ID=16199325
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18705199A Expired - Fee Related JP4398541B2 (ja) | 1999-06-30 | 1999-06-30 | 不揮発性半導体メモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4398541B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006024598A (ja) | 2004-07-06 | 2006-01-26 | Fujitsu Ltd | 半導体装置の製造方法 |
| JP4857682B2 (ja) * | 2005-09-16 | 2012-01-18 | セイコーエプソン株式会社 | 半導体集積回路装置及び電子機器 |
| JP7091130B2 (ja) | 2018-05-08 | 2022-06-27 | キオクシア株式会社 | 半導体記憶装置 |
-
1999
- 1999-06-30 JP JP18705199A patent/JP4398541B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6064606A (en) | Semiconductor integrated circuit device | |
| US4660174A (en) | Semiconductor memory device having divided regular circuits | |
| JP2001244424A5 (enExample) | ||
| US6995436B2 (en) | Nonvolatile semiconductor memory device | |
| JP2002141477A5 (enExample) | ||
| JPH09270468A5 (ja) | 半導体装置及びマイクロプロセッサ | |
| KR950027845A (ko) | 반도체 메모리장치 | |
| TW200518284A (en) | Nonvolatile semiconductor memory device and method of manufacturing the same | |
| KR890002892A (ko) | 불휘발성 반도체기어장치 | |
| KR100379289B1 (ko) | 낮은 임계 전압치와 개선된 패턴 형상을 가진트랜지스터를 구비한 논리회로를 가진 반도체 집적회로 | |
| US6868001B2 (en) | Semiconductor memory device | |
| US7714447B2 (en) | Semiconductor chip arrangement | |
| JPH10313101A5 (enExample) | ||
| KR100258345B1 (ko) | 파워라인의 배치구조를 개선한 반도체 메모리 장치 | |
| US6044016A (en) | Nand-type semiconductor memory device | |
| JP2001015718A5 (enExample) | ||
| KR20020097486A (ko) | 극후반 프로그래밍 롬 및 제조 방법 | |
| US6816399B2 (en) | Semiconductor memory device including ferroelectric memory formed using ferroelectric capacitor | |
| JP3773387B2 (ja) | センスアンプ装置 | |
| JPH0783064B2 (ja) | 半導体記憶装置 | |
| JP2002289706A5 (enExample) | ||
| JPH03283662A (ja) | 不揮発性半導体記憶装置 | |
| JP3749294B2 (ja) | 半導体メモリ装置のデコーダ回路 | |
| KR100201180B1 (ko) | 반도체 집적회로장치 | |
| CN114898791B (zh) | 用于选择性地执行隔离功能的半导体器件及其布局替代方法 |