JP2002289706A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002289706A5 JP2002289706A5 JP2001085821A JP2001085821A JP2002289706A5 JP 2002289706 A5 JP2002289706 A5 JP 2002289706A5 JP 2001085821 A JP2001085821 A JP 2001085821A JP 2001085821 A JP2001085821 A JP 2001085821A JP 2002289706 A5 JP2002289706 A5 JP 2002289706A5
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- insulating film
- gate
- source
- impurity concentration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 33
- 239000012535 impurity Substances 0.000 claims 30
- 238000009792 diffusion process Methods 0.000 claims 25
- 239000000758 substrate Substances 0.000 claims 20
- 238000009826 distribution Methods 0.000 claims 10
- 238000002955 isolation Methods 0.000 claims 2
- 230000004913 activation Effects 0.000 claims 1
- 230000002093 peripheral effect Effects 0.000 claims 1
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001085821A JP2002289706A (ja) | 2001-03-23 | 2001-03-23 | 不揮発性半導体記憶装置およびその製造方法 |
| US10/058,343 US6835987B2 (en) | 2001-01-31 | 2002-01-30 | Non-volatile semiconductor memory device in which selection gate transistors and memory cells have different structures |
| US10/942,013 US6949794B2 (en) | 2001-01-31 | 2004-09-16 | Non-volatile semiconductor memory device in which selection gate transistors and memory cells have different structures |
| US11/225,094 US7122869B2 (en) | 2001-01-31 | 2005-09-14 | Nonvolatile semiconductor memory device in which selection transistors and memory transistors have different impurity concentration distributions |
| US11/538,944 US7274075B2 (en) | 2001-01-31 | 2006-10-05 | Nonvolatile semiconductor memory device having pair of selection transistors with different source and drain impurity concentrations and with different channel dopant concentrations |
| US11/857,934 US7737508B2 (en) | 2001-01-31 | 2007-09-19 | Non-volatile semiconductor memory device and method of manufacturing the same |
| US12/779,357 US8338252B2 (en) | 2001-01-31 | 2010-05-13 | Non-volatile semiconductor memory device and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001085821A JP2002289706A (ja) | 2001-03-23 | 2001-03-23 | 不揮発性半導体記憶装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002289706A JP2002289706A (ja) | 2002-10-04 |
| JP2002289706A5 true JP2002289706A5 (enExample) | 2005-10-27 |
Family
ID=18941272
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001085821A Pending JP2002289706A (ja) | 2001-01-31 | 2001-03-23 | 不揮発性半導体記憶装置およびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2002289706A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100604857B1 (ko) * | 2004-05-27 | 2006-07-26 | 삼성전자주식회사 | 바이트 단위로 소거되는 이이피롬 소자 및 그 제조방법 |
| JP4657681B2 (ja) * | 2004-06-03 | 2011-03-23 | シャープ株式会社 | 半導体記憶装置およびその製造方法並びに携帯電子機器 |
| KR100822807B1 (ko) | 2006-10-20 | 2008-04-18 | 삼성전자주식회사 | 플래시 기억 장치 및 그 제조 방법 |
| JP5052580B2 (ja) * | 2009-09-30 | 2012-10-17 | 株式会社東芝 | 半導体装置及びその製造方法 |
-
2001
- 2001-03-23 JP JP2001085821A patent/JP2002289706A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102298775B1 (ko) | 싱글 폴리 비휘발성 메모리 소자 및 그 제조방법 | |
| JP5566981B2 (ja) | 縦型トランジスタstramアレイ | |
| JP2006041354A5 (enExample) | ||
| JPWO2000070683A1 (ja) | 半導体記憶装置 | |
| JP2007173822A (ja) | 電界効果ソース/ドレイン領域を有する半導体装置 | |
| WO2000070683A1 (en) | Semiconductor memory | |
| WO2002067320A1 (en) | Semiconductor storage device and semiconductor integrated circuit | |
| KR100316060B1 (ko) | 플래시메모리의레이아웃및그형성방법 | |
| JP2007081335A5 (enExample) | ||
| JP2004111478A (ja) | 不揮発性半導体記憶装置およびその製造方法 | |
| JP2002231899A5 (ja) | 半導体不揮発性記憶装置 | |
| JP2002100689A5 (enExample) | ||
| JP5581014B2 (ja) | 駆動トランジスタを含む半導体デバイス | |
| JP2003152118A5 (enExample) | ||
| KR20080010618A (ko) | 패스 트랜지스터를 갖는 비휘발성 메모리 소자 및 그 동작방법 | |
| KR101491714B1 (ko) | 반도체 소자 및 그 제조 방법 | |
| JPH0582787A (ja) | 薄膜トランジスタ型不揮発性半導体メモリ装置 | |
| CN101286514A (zh) | 非易失性存储装置及制造该存储装置的方法 | |
| JP2002289706A5 (enExample) | ||
| KR20140139874A (ko) | 싱글 폴리형 이이피롬의 셀 구조 및 그 동작방법 | |
| JP2003152116A5 (enExample) | ||
| JP2006086286A5 (enExample) | ||
| US8581317B2 (en) | SOI MuGFETs having single gate electrode level | |
| CN1828900B (zh) | 含具有垂直栅电极的晶体管的半导体器件及其制造方法 | |
| JP2003188287A5 (enExample) |