JP2000353747A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000353747A5 JP2000353747A5 JP1999165808A JP16580899A JP2000353747A5 JP 2000353747 A5 JP2000353747 A5 JP 2000353747A5 JP 1999165808 A JP1999165808 A JP 1999165808A JP 16580899 A JP16580899 A JP 16580899A JP 2000353747 A5 JP2000353747 A5 JP 2000353747A5
- Authority
- JP
- Japan
- Prior art keywords
- diffusion region
- macrocell
- region
- diffusion
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000009792 diffusion process Methods 0.000 description 76
- 239000004065 semiconductor Substances 0.000 description 21
- 230000000694 effects Effects 0.000 description 11
- 239000000758 substrate Substances 0.000 description 4
- 239000003870 refractory metal Substances 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16580899A JP4285836B2 (ja) | 1999-06-11 | 1999-06-11 | 半導体集積回路装置 |
| US09/413,750 US6355948B2 (en) | 1999-06-11 | 1999-10-06 | Semiconductor integrated circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16580899A JP4285836B2 (ja) | 1999-06-11 | 1999-06-11 | 半導体集積回路装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000353747A JP2000353747A (ja) | 2000-12-19 |
| JP2000353747A5 true JP2000353747A5 (enExample) | 2006-07-27 |
| JP4285836B2 JP4285836B2 (ja) | 2009-06-24 |
Family
ID=15819399
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16580899A Expired - Fee Related JP4285836B2 (ja) | 1999-06-11 | 1999-06-11 | 半導体集積回路装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6355948B2 (enExample) |
| JP (1) | JP4285836B2 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5590802B2 (ja) | 2008-04-11 | 2014-09-17 | ピーエスフォー ルクスコ エスエイアールエル | 基本セルおよび半導体装置 |
| CN103890929A (zh) * | 2011-10-31 | 2014-06-25 | 松下电器产业株式会社 | 半导体集成电路装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04267553A (ja) | 1991-02-22 | 1992-09-24 | Fujitsu Ltd | 半導体集積回路 |
| JPH0778949A (ja) | 1993-09-06 | 1995-03-20 | Olympus Optical Co Ltd | マスタースライス方式の半導体装置 |
| JPH08222640A (ja) | 1995-02-16 | 1996-08-30 | New Japan Radio Co Ltd | 半導体集積回路装置 |
| TW400650B (en) * | 1996-11-26 | 2000-08-01 | Hitachi Ltd | Semiconductor integrated circuit device |
-
1999
- 1999-06-11 JP JP16580899A patent/JP4285836B2/ja not_active Expired - Fee Related
- 1999-10-06 US US09/413,750 patent/US6355948B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2006501692A5 (enExample) | ||
| JP2001176959A5 (enExample) | ||
| US20080079066A1 (en) | Insulated gate semiconductor device | |
| KR920004541B1 (ko) | 반도체 소자에서 식각베리어층을 사용한 콘택홀 형성방법 | |
| JP2005072588A5 (enExample) | ||
| JPH0546984B2 (enExample) | ||
| KR920702556A (ko) | 반도체장치및 그 제조방법 | |
| JP3677346B2 (ja) | 電界効果により制御可能の半導体デバイス | |
| US6476490B1 (en) | Contact openings, electrical connections and interconnections for integrated circuitry | |
| US6448651B1 (en) | Semiconductor device having a multi-level metallization and its fabricating method | |
| JPH08330601A5 (enExample) | ||
| JP3679954B2 (ja) | 半導体装置 | |
| EP0431490B1 (en) | Semiconductor integrated circuit device having pads at periphery of semiconductor chip | |
| JP2000353747A5 (enExample) | ||
| KR100652231B1 (ko) | 반도체 장치 및 그 제조방법 | |
| CN101479848B (zh) | 供电网络 | |
| KR20220098736A (ko) | 배선 회로 기판 및 그 제조 방법 | |
| TWI237890B (en) | Integrated semiconductor structure | |
| JP4101564B2 (ja) | 半導体素子及びその製造方法 | |
| KR20090053363A (ko) | 저장 구조체의 주변에 충진 패턴을 가지는 반도체 장치 및그의 형성방법 | |
| KR0148585B1 (ko) | 주변부에 메탈 배선을 가진 반도체장치 | |
| JPH11214511A5 (enExample) | ||
| US20100090353A1 (en) | Pad structure of semiconductor integrated circuit apparatus | |
| US6621167B1 (en) | Metal interconnect structure | |
| JP2001286029A (ja) | 電気接続箱 |