JP2000188369A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JP2000188369A JP2000188369A JP10364155A JP36415598A JP2000188369A JP 2000188369 A JP2000188369 A JP 2000188369A JP 10364155 A JP10364155 A JP 10364155A JP 36415598 A JP36415598 A JP 36415598A JP 2000188369 A JP2000188369 A JP 2000188369A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- semiconductor chip
- semiconductor device
- chip
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
- H01L2225/06586—Housing with external bump or bump-like connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
封止した構造をもつため、半導体チップとモールド樹脂
との間のバイメタル現象により、温度変化した場合、半
導体装置に反りが発生する。この反りにより、半導体装
置とプリント基板との間の接続部分に応力が発生し、接
続部にクラックが発生する。 【解決手段】 絶縁性基板4上に搭載された複数の半導
体チップ1a、1bのうち、面積の大きい半導体チップ
1aの厚さが、面積の小さい半導体チップ1bの厚さよ
りも厚い。
Description
し、特に、高密度実装に適した半導体チップを積層した
樹脂封止型半導体装置に関するものである。
の増大のために1つのパッケージ内に複数の半導体チッ
プを搭載したパッケージがある。例えば、複数個の半導
体チップを横に配列し搭載したマルチチップモジュール
があるが、半導体チップを横に並べて配列するために、
搭載する半導体チップの総面積よりも小さいパッケージ
の作製は不可能である。
載することにより、実装密度を高めている構造のパッケ
ージ(以下、「スタックドパッケージ」という。)があ
る。
縁基板上に半導体チップを搭載し、その裏面にマトリッ
クス状に外部接続用の端子を備え、ほぼチップサイズの
構造のもの(以下、「CSP」という。)がある。
示す。図5に示す半導体装置は、積層された各々の半導
体チップの面積が異なる場合、パッケージの外形サイズ
は、最大面積を有する半導体チップに依存する。従来の
半導体装置では積層された半導体チップの厚さについて
は何ら考慮されていないか、又はそれぞれが等しいた
め、CSP構造で半導体装置内にただ1つの半導体チッ
プを有する図6に示す構造と比較すると、スタックドパ
ッケージでは回路形成面の面積の小さいチップがあるた
めに、半導体装置内でモールド樹脂に比べて半導体チッ
プが占める体積が小さくなる。
小型で、実装用外部端子がエリアアレイ構造をもつ。こ
のような構造をもつ半導体装置はプリント基板上に、リ
フロー実装され使用される。実装用外部端子がはんだボ
ールを有するBGA(Ball Grid Arra
y)構造のものや、台形状でハンダペーストだけで接続
を行うLGA(Land Grid Array)構造
のもの等がある。
半導体装置とプリント基板に温度変化が発生すると、半
導体装置の反り、半導体装置とプリント基板との線膨張
係数の違い等により、半導体装置とプリント基板との接
続部に応力が発生する。
をモールド樹脂で封止した構造をもつため、半導体チッ
プとモールド樹脂との間のバイメタル現象により、温度
変化した場合、図7に示すように半導体装置に反りが発
生する。この反りにより、半導体装置とプリント基板と
の間の接続部分に応力が発生し、接続部にクラックが発
生し、更には破断に至る場合がある。
の半導体装置は、半導体チップ搭載面側に配線層が形成
され、上記半導体チップ搭載面と反対面側に実装用外部
端子が形成された絶縁性基板上に、上記配線層と電気的
に接続された複数の半導体チップが積層されてなる半導
体装置において、上記半導体チップは、面積の大きい半
導体チップの方が面積の小さい半導体チップに比べて厚
さが厚いことを特徴とするものである。
置は、上記絶縁性基板に形成された配線層が上記半導体
チップ搭載面と反対側にも形成されていることを特徴と
する、請求項1に記載の半導体装置である。
本発明を詳細に説明する。
装置の断面図を示す。絶縁性基板4の半導体チップ搭載
面に配線層3が形成され、その反対面側にはエリアアレ
イ状に配列された外部接続端子6をもつ絶縁性基板4上
に、半導体チップ1a、1bを搭載し、ワイヤーボンド
により配線基板と半導体チップ1a、1bとの間の電気
的接続を確保し、その後、トランスファーモールド法に
より、半導体チップ1a、1b及びワイヤー2を封止樹
脂5により封止し、貫通穴部分に外部接続端子6とし
て、ハンダボールが接続されている。半導体チップ1a
は半導体チップ1bに比べて回路形成面の面積が大き
く、且つ、厚い。
数の半導体チップ1a、1bのうち、面積の大きい半導
体チップ1aの厚さが、面積の小さい半導体チップ1b
の厚さよりも厚いことを特徴とするものである。半導体
チップの厚さは、ダイシング前のウエハ状態での機械研
磨法、ケミカルエッチング法等によって変更する。
800μm、半導体チップ1aの厚さを300μm、半
導体チップ1bの厚さを100μmとした場合と半導体
チップ1a、1bの厚さをともに200μmとした場
合、それぞれについてリフロー実装後の温度サイクル試
験で半導体装置とプリント基板との間の接合部に生じる
応力のシュミレーションを図7を用いて実施した。シュ
ミレーションは一次元で、パッケージ長は11.00m
m、半導体チップ1aを9.00mm、半導体チップ1
bを4.82mm、ハンダボールを0.8mmピッチで
12個配置し、135℃の温度差を与えた。このとき、
半導体装置とプリント基板との間の応力集中部に発生す
る応力は図9に示すように半導体チップ1a、1bの厚
さの比を3:1にした場合、リフロー実装後の温度サイ
クル試験時に半導体装置とプリント基板との間に発生す
る応力が、半導体チップ1a、1bの厚さの比を1:1
にした場合に比べて約92%に減少することがシュミレ
ーションによって確認され、半導体装置をプリント基板
にリフロー実装した後の信頼性に効果があることが確認
された。
段に積層した第2の実施の形態について説明する。
も、回路形成面の面積の大きい半導体チップの厚さを厚
くすることで図1に示した場合と同様の効果が得られ
る。
層の半導体チップ1dと絶縁性基板4の配線層との接続
をフリップチップ方式で接続した実施の形態の断面図で
ある。
が半導体チップ1b、1dより回路形成面の面積が大き
いので、厚くしている。このように、面積の大きい半導
体チップが最下層にない場合でも、面積が最大の半導体
チップを厚くすることで同じ効果が得られる。
配線基板として絶縁性基板の両面に配線層がある両面配
線板を用い、半導体チップ1aをフリップチップ接続し
たLGA構造の半導体装置の断面図である。両面配線板
は表裏の配線がスルーホールで接続されている。図8は
絶縁性基板の配線層が多層の場合の半導体装置の断面図
を示している。いずれも回路形成面の大きいチップを厚
くしている。このようにすることにより、半導体装置内
において、モールド樹脂に比べて半導体チップの占める
体積を大きくすることにより、応力を小さくしている。
体チップと絶縁性基板との間の電気的接続方法、半導体
チップとプリント基板とのダイボンド方式、外部接続端
子の形状等は特に限定されない。絶縁性基板は耐熱性に
優れた樹脂基板又はフィルムで材質は特に限定されな
い。例えば、ポリイミド、ガラスエポキシ、BT(ビス
マレイド・トリアジン)レジン、ポリエステル、ポリア
ミド、テプロン、セラミック、ガラスポリエステル等の
樹脂基板が上げられる。配線層数も基材に外部接続端子
を接続するための貫通穴を開けた1層配線板、スルーホ
ールにより両面配線を接続した両面配線板や図8に示す
ように配線層が多層になっている多層基板等が挙げられ
る。半導体チップを絶縁性基板上の配線層に接続する方
法も特に限定はない。1層目の半導体チップと絶縁性基
板との接続は、フェイスダウンのフリップフロップ方
式、フェイスアップのワイヤーボンド方式等が挙げられ
る。
ては絶縁性基板へのワイヤーボンド、下層の半導体チッ
プ上の再配線へのフリップチップ方式、ワイヤーボンド
方式による接合などが挙げられる。外部接続端子の形状
は、ハンダボールを使用したBGAタイプや多層絶縁性
基板を用いたLGAタイプなどが挙げられる。
用いることにより、チップサイズパッケージにおいて
も、実装後の信頼性を従来より改善した半導体装置を提
供することができる。
とにより、より配線のレイアウトの自由度が向上する。
図である。
図である。
図である。
図である。
る。
る。
に供する図である。
導体装置の断面図である。
る応力の比との関係を示す図である。
Claims (2)
- 【請求項1】 半導体チップ搭載面側に配線層が形成さ
れ、上記半導体チップ搭載面と反対面側に実装用外部端
子が形成された絶縁性基板上に、上記配線層と電気的に
接続された複数の半導体チップが積層されてなる半導体
装置において、 上記半導体チップは、面積の大きい半導体チップの方が
面積の小さい半導体チップに比べて厚さが厚いことを特
徴とする半導体装置。 - 【請求項2】 上記絶縁性基板に形成された配線層が上
記半導体チップ搭載面と反対側にも形成されていること
を特徴とする、請求項1に記載の半導体装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP36415598A JP3512657B2 (ja) | 1998-12-22 | 1998-12-22 | 半導体装置 |
US09/460,245 US6181002B1 (en) | 1998-12-22 | 1999-12-13 | Semiconductor device having a plurality of semiconductor chips |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP36415598A JP3512657B2 (ja) | 1998-12-22 | 1998-12-22 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2000188369A true JP2000188369A (ja) | 2000-07-04 |
JP3512657B2 JP3512657B2 (ja) | 2004-03-31 |
Family
ID=18481116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP36415598A Expired - Lifetime JP3512657B2 (ja) | 1998-12-22 | 1998-12-22 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US6181002B1 (ja) |
JP (1) | JP3512657B2 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6951774B2 (en) | 2001-04-06 | 2005-10-04 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US7135353B2 (en) | 2003-09-09 | 2006-11-14 | Samsung Electronics Co., Ltd. | Apparatus for stacking semiconductor chips, method for manufacturing semiconductor package using the same and semiconductor package manufactured thereby |
US7405485B2 (en) | 2004-06-16 | 2008-07-29 | Rohm Co., Ltd. | Semiconductor device |
JP2012089904A (ja) * | 2012-02-10 | 2012-05-10 | Fujitsu Semiconductor Ltd | 半導体装置及びその製造方法 |
Families Citing this family (109)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU1040397A (en) * | 1996-12-04 | 1998-06-29 | Hitachi Limited | Semiconductor device |
US6492719B2 (en) | 1999-07-30 | 2002-12-10 | Hitachi, Ltd. | Semiconductor device |
US6143981A (en) | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
JP2000294692A (ja) * | 1999-04-06 | 2000-10-20 | Hitachi Ltd | 樹脂封止型電子装置及びその製造方法並びにそれを使用した内燃機関用点火コイル装置 |
JP3521325B2 (ja) * | 1999-07-30 | 2004-04-19 | シャープ株式会社 | 樹脂封止型半導体装置の製造方法 |
KR20010037247A (ko) * | 1999-10-15 | 2001-05-07 | 마이클 디. 오브라이언 | 반도체패키지 |
JP2001127246A (ja) * | 1999-10-29 | 2001-05-11 | Fujitsu Ltd | 半導体装置 |
KR100421774B1 (ko) * | 1999-12-16 | 2004-03-10 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조 방법 |
US6376904B1 (en) * | 1999-12-23 | 2002-04-23 | Rambus Inc. | Redistributed bond pads in stacked integrated circuit die package |
US6621155B1 (en) | 1999-12-23 | 2003-09-16 | Rambus Inc. | Integrated circuit device having stacked dies and impedance balanced transmission lines |
JP3768761B2 (ja) * | 2000-01-31 | 2006-04-19 | 株式会社日立製作所 | 半導体装置およびその製造方法 |
JP2001223324A (ja) * | 2000-02-10 | 2001-08-17 | Mitsubishi Electric Corp | 半導体装置 |
US6252305B1 (en) * | 2000-02-29 | 2001-06-26 | Advanced Semiconductor Engineering, Inc. | Multichip module having a stacked chip arrangement |
US7042068B2 (en) | 2000-04-27 | 2006-05-09 | Amkor Technology, Inc. | Leadframe and semiconductor package made using the leadframe |
US7122889B2 (en) * | 2000-05-03 | 2006-10-17 | Rambus, Inc. | Semiconductor module |
US6833984B1 (en) * | 2000-05-03 | 2004-12-21 | Rambus, Inc. | Semiconductor module with serial bus connection to multiple dies |
JP2002076250A (ja) * | 2000-08-29 | 2002-03-15 | Nec Corp | 半導体装置 |
JP2002204053A (ja) * | 2001-01-04 | 2002-07-19 | Mitsubishi Electric Corp | 回路実装方法、回路実装基板及び半導体装置 |
US6503776B2 (en) * | 2001-01-05 | 2003-01-07 | Advanced Semiconductor Engineering, Inc. | Method for fabricating stacked chip package |
KR100731007B1 (ko) * | 2001-01-15 | 2007-06-22 | 앰코 테크놀로지 코리아 주식회사 | 적층형 반도체 패키지 |
US6900549B2 (en) * | 2001-01-17 | 2005-05-31 | Micron Technology, Inc. | Semiconductor assembly without adhesive fillets |
SG100635A1 (en) | 2001-03-09 | 2003-12-26 | Micron Technology Inc | Die support structure |
US20020127771A1 (en) * | 2001-03-12 | 2002-09-12 | Salman Akram | Multiple die package |
US6798055B2 (en) | 2001-03-12 | 2004-09-28 | Micron Technology | Die support structure |
SG95637A1 (en) * | 2001-03-15 | 2003-04-23 | Micron Technology Inc | Semiconductor/printed circuit board assembly, and computer system |
US6545345B1 (en) | 2001-03-20 | 2003-04-08 | Amkor Technology, Inc. | Mounting for a package containing a chip |
KR100369393B1 (ko) * | 2001-03-27 | 2003-02-05 | 앰코 테크놀로지 코리아 주식회사 | 리드프레임 및 이를 이용한 반도체패키지와 그 제조 방법 |
KR100393448B1 (ko) * | 2001-03-27 | 2003-08-02 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 그 제조 방법 |
US6441483B1 (en) * | 2001-03-30 | 2002-08-27 | Micron Technology, Inc. | Die stacking scheme |
US6597059B1 (en) | 2001-04-04 | 2003-07-22 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package |
US6586825B1 (en) * | 2001-04-26 | 2003-07-01 | Lsi Logic Corporation | Dual chip in package with a wire bonded die mounted to a substrate |
JP4149377B2 (ja) | 2001-06-07 | 2008-09-10 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
US6700794B2 (en) * | 2001-07-26 | 2004-03-02 | Harris Corporation | Decoupling capacitor closely coupled with integrated circuit |
US6916682B2 (en) | 2001-11-08 | 2005-07-12 | Freescale Semiconductor, Inc. | Semiconductor package device for use with multiple integrated circuits in a stacked configuration and method of formation and testing |
EP1455392A4 (en) * | 2001-12-07 | 2008-05-07 | Fujitsu Ltd | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME |
US6858932B2 (en) | 2002-02-07 | 2005-02-22 | Freescale Semiconductor, Inc. | Packaged semiconductor device and method of formation |
US6721189B1 (en) * | 2002-03-13 | 2004-04-13 | Rambus, Inc. | Memory module |
US6608366B1 (en) | 2002-04-15 | 2003-08-19 | Harry J. Fogelson | Lead frame with plated end leads |
US6818973B1 (en) | 2002-09-09 | 2004-11-16 | Amkor Technology, Inc. | Exposed lead QFP package fabricated through the use of a partial saw process |
US7061088B2 (en) * | 2002-10-08 | 2006-06-13 | Chippac, Inc. | Semiconductor stacked multi-package module having inverted second package |
US6905914B1 (en) | 2002-11-08 | 2005-06-14 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US7723210B2 (en) | 2002-11-08 | 2010-05-25 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
KR100618812B1 (ko) * | 2002-11-18 | 2006-09-05 | 삼성전자주식회사 | 향상된 신뢰성을 가지는 적층형 멀티 칩 패키지 |
US6798047B1 (en) | 2002-12-26 | 2004-09-28 | Amkor Technology, Inc. | Pre-molded leadframe |
US6750545B1 (en) | 2003-02-28 | 2004-06-15 | Amkor Technology, Inc. | Semiconductor package capable of die stacking |
US6794740B1 (en) | 2003-03-13 | 2004-09-21 | Amkor Technology, Inc. | Leadframe package for semiconductor devices |
JP2004296719A (ja) * | 2003-03-26 | 2004-10-21 | Renesas Technology Corp | 半導体装置 |
US7217597B2 (en) | 2004-06-22 | 2007-05-15 | Micron Technology, Inc. | Die stacking scheme |
US7250684B2 (en) * | 2004-06-30 | 2007-07-31 | Intel Corporation | Circular wire-bond pad, package made therewith, and method of assembling same |
JP4601365B2 (ja) * | 2004-09-21 | 2010-12-22 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
TWI303873B (en) | 2005-09-23 | 2008-12-01 | Freescale Semiconductor Inc | Method of making stacked die package |
US7507603B1 (en) | 2005-12-02 | 2009-03-24 | Amkor Technology, Inc. | Etch singulated semiconductor package |
US7572681B1 (en) | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
US7323968B2 (en) * | 2005-12-09 | 2008-01-29 | Sony Corporation | Cross-phase adapter for powerline communications (PLC) network |
US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
US7968998B1 (en) | 2006-06-21 | 2011-06-28 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
US7687893B2 (en) | 2006-12-27 | 2010-03-30 | Amkor Technology, Inc. | Semiconductor package having leadframe with exposed anchor pads |
US7829990B1 (en) | 2007-01-18 | 2010-11-09 | Amkor Technology, Inc. | Stackable semiconductor package including laminate interposer |
US7982297B1 (en) | 2007-03-06 | 2011-07-19 | Amkor Technology, Inc. | Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same |
US7977774B2 (en) | 2007-07-10 | 2011-07-12 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
US7687899B1 (en) | 2007-08-07 | 2010-03-30 | Amkor Technology, Inc. | Dual laminate package structure with embedded elements |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US8089159B1 (en) | 2007-10-03 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor package with increased I/O density and method of making the same |
US7834464B2 (en) * | 2007-10-09 | 2010-11-16 | Infineon Technologies Ag | Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device |
US7847386B1 (en) | 2007-11-05 | 2010-12-07 | Amkor Technology, Inc. | Reduced size stacked semiconductor package and method of making the same |
US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7723852B1 (en) | 2008-01-21 | 2010-05-25 | Amkor Technology, Inc. | Stacked semiconductor package and method of making same |
US8067821B1 (en) | 2008-04-10 | 2011-11-29 | Amkor Technology, Inc. | Flat semiconductor package with half package molding |
US7768135B1 (en) | 2008-04-17 | 2010-08-03 | Amkor Technology, Inc. | Semiconductor package with fast power-up cycle and method of making same |
US7808084B1 (en) | 2008-05-06 | 2010-10-05 | Amkor Technology, Inc. | Semiconductor package with half-etched locking features |
US8125064B1 (en) | 2008-07-28 | 2012-02-28 | Amkor Technology, Inc. | Increased I/O semiconductor package and method of making same |
US8184453B1 (en) | 2008-07-31 | 2012-05-22 | Amkor Technology, Inc. | Increased capacity semiconductor package |
US7847392B1 (en) | 2008-09-30 | 2010-12-07 | Amkor Technology, Inc. | Semiconductor device including leadframe with increased I/O |
US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US8089145B1 (en) | 2008-11-17 | 2012-01-03 | Amkor Technology, Inc. | Semiconductor device including increased capacity leadframe |
US8072050B1 (en) | 2008-11-18 | 2011-12-06 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including passive device |
US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7982298B1 (en) | 2008-12-03 | 2011-07-19 | Amkor Technology, Inc. | Package in package semiconductor device |
US8487420B1 (en) | 2008-12-08 | 2013-07-16 | Amkor Technology, Inc. | Package in package semiconductor device with film over wire |
US20170117214A1 (en) | 2009-01-05 | 2017-04-27 | Amkor Technology, Inc. | Semiconductor device with through-mold via |
US8680656B1 (en) | 2009-01-05 | 2014-03-25 | Amkor Technology, Inc. | Leadframe structure for concentrated photovoltaic receiver package |
US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
US9875911B2 (en) * | 2009-09-23 | 2018-01-23 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming interposer with opening to contain semiconductor die |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
TWI557183B (zh) | 2015-12-16 | 2016-11-11 | 財團法人工業技術研究院 | 矽氧烷組成物、以及包含其之光電裝置 |
US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US9704725B1 (en) | 2012-03-06 | 2017-07-11 | Amkor Technology, Inc. | Semiconductor device with leadframe configured to facilitate reduced burr formation |
US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
JP5947165B2 (ja) * | 2012-09-05 | 2016-07-06 | ルネサスエレクトロニクス株式会社 | 電子装置 |
KR101486790B1 (ko) | 2013-05-02 | 2015-01-28 | 앰코 테크놀로지 코리아 주식회사 | 강성보강부를 갖는 마이크로 리드프레임 |
KR101563911B1 (ko) | 2013-10-24 | 2015-10-28 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 |
US9673122B2 (en) | 2014-05-02 | 2017-06-06 | Amkor Technology, Inc. | Micro lead frame structure having reinforcing portions and method |
US10629519B2 (en) * | 2016-11-29 | 2020-04-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US11495505B2 (en) | 2019-06-03 | 2022-11-08 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and related methods |
US11398455B2 (en) * | 2019-06-03 | 2022-07-26 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and related methods |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993023982A1 (en) * | 1992-05-11 | 1993-11-25 | Nchip, Inc. | Stacked devices for multichip modules |
US5861666A (en) * | 1995-08-30 | 1999-01-19 | Tessera, Inc. | Stacked chip assembly |
JPH09186289A (ja) * | 1995-12-28 | 1997-07-15 | Lucent Technol Inc | 多層積層化集積回路チップ組立体 |
KR100443484B1 (ko) * | 1996-02-19 | 2004-09-18 | 마츠시타 덴끼 산교 가부시키가이샤 | 반도체장치및그제조방법 |
US5953588A (en) * | 1996-12-21 | 1999-09-14 | Irvine Sensors Corporation | Stackable layers containing encapsulated IC chips |
-
1998
- 1998-12-22 JP JP36415598A patent/JP3512657B2/ja not_active Expired - Lifetime
-
1999
- 1999-12-13 US US09/460,245 patent/US6181002B1/en not_active Expired - Lifetime
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6951774B2 (en) | 2001-04-06 | 2005-10-04 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
KR100818423B1 (ko) * | 2001-04-06 | 2008-04-01 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체 장치 및 그 제조 방법 |
US7135353B2 (en) | 2003-09-09 | 2006-11-14 | Samsung Electronics Co., Ltd. | Apparatus for stacking semiconductor chips, method for manufacturing semiconductor package using the same and semiconductor package manufactured thereby |
US7374966B2 (en) | 2003-09-09 | 2008-05-20 | Samsung Electronics Co., Ltd. | Apparatus for stacking semiconductor chips, method for manufacturing semiconductor package using the same and semiconductor package manufactured thereby |
US7405485B2 (en) | 2004-06-16 | 2008-07-29 | Rohm Co., Ltd. | Semiconductor device |
JP2012089904A (ja) * | 2012-02-10 | 2012-05-10 | Fujitsu Semiconductor Ltd | 半導体装置及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP3512657B2 (ja) | 2004-03-31 |
US6181002B1 (en) | 2001-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3512657B2 (ja) | 半導体装置 | |
US7595227B2 (en) | Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same | |
US7193320B2 (en) | Semiconductor device having a heat spreader exposed from a seal resin | |
US6201302B1 (en) | Semiconductor package having multi-dies | |
US8183687B2 (en) | Interposer for die stacking in semiconductor packages and the method of making the same | |
US8030783B2 (en) | Integrated circuit package with open substrate | |
US6414381B1 (en) | Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board | |
US6462405B1 (en) | Semiconductor package | |
JP3239909B2 (ja) | 積層可能な三次元マルチチップ半導体デバイスとその製法 | |
KR100430861B1 (ko) | 배선기판, 반도체장치 및 패키지 스택 반도체장치 | |
KR100269528B1 (ko) | 고성능 멀티 칩 모듈 패키지 | |
JP2002170918A (ja) | 半導体装置及びその製造方法 | |
JP2000114436A (ja) | サ―マルビアを備えたキャビティダウンicパッケ―ジ構造 | |
TWI618206B (zh) | 半導體封裝結構及其製作方法 | |
JP2000216281A (ja) | 樹脂封止型半導体装置 | |
JP3610661B2 (ja) | 三次元積層モジュール | |
US6501164B1 (en) | Multi-chip semiconductor package with heat dissipating structure | |
US20220013471A1 (en) | Ic package | |
US7038309B2 (en) | Chip package structure with glass substrate | |
KR100587081B1 (ko) | 개선된 열방출 특성을 갖는 반도체 패키지 | |
US20070052082A1 (en) | Multi-chip package structure | |
US6979907B2 (en) | Integrated circuit package | |
JP3850712B2 (ja) | 積層型半導体装置 | |
JP2000299433A (ja) | 積層型パッケージフレーム | |
US20020135059A1 (en) | Chip packaging structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20040106 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040107 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080116 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090116 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100116 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110116 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120116 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130116 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130116 Year of fee payment: 9 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
EXPY | Cancellation because of completion of term |