JP2000104166A - Formation of transparent electrically conductive film - Google Patents
Formation of transparent electrically conductive filmInfo
- Publication number
- JP2000104166A JP2000104166A JP10276773A JP27677398A JP2000104166A JP 2000104166 A JP2000104166 A JP 2000104166A JP 10276773 A JP10276773 A JP 10276773A JP 27677398 A JP27677398 A JP 27677398A JP 2000104166 A JP2000104166 A JP 2000104166A
- Authority
- JP
- Japan
- Prior art keywords
- film
- electrically conductive
- conductive film
- transparent conductive
- transparent electrically
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Liquid Crystal (AREA)
- Physical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
- Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は液晶表示装置、カラ
ーフィルターに用いられる透明導電膜の製造方法に関す
る。The present invention relates to a method for manufacturing a transparent conductive film used for a liquid crystal display device and a color filter.
【0002】[0002]
【従来の技術】TFT(薄膜トランジスタ)駆動のアク
ティブマトリックス型LCDディスプレーに関して高精
細、高開口率、大型化への要求が高まっている。この中
の高開口率を実現するにあたり、TFT上に層間絶縁膜
を設け、その上に透明導電膜にて絵素電極を形成する高
開口率構造が採用されている。この層間絶縁膜には、S
iN等の無機材料が用いられていたが、最近になって、
感光性アクリル樹脂等の有機材料も用いられている。2. Description of the Related Art There is an increasing demand for an active matrix type LCD display driven by a TFT (thin film transistor) to have a high definition, a high aperture ratio and a large size. In order to realize a high aperture ratio among them, a high aperture ratio structure in which an interlayer insulating film is provided on a TFT and a pixel electrode is formed of a transparent conductive film thereon is adopted. In this interlayer insulating film, S
Inorganic materials such as iN were used, but recently,
Organic materials such as photosensitive acrylic resin are also used.
【0003】[0003]
【発明が解決しようとする課題】感光性アクリル樹脂上
に透明導電膜を形成する場合、従来の透明導電膜の形成
方法で形成された透明導電膜では、有機膜、ガラス、S
iNxの無機膜等の材料によって上に形成される透明導
電膜のエッチングレートが異なってしまい、この為、有
機膜と無機膜上の透明導電膜を別々にエッチングするこ
とが必要となり、工程数の増加し、コストアップの原因
となっていた。When a transparent conductive film is formed on a photosensitive acrylic resin, an organic film, glass, S
The etching rate of the transparent conductive film formed thereon differs depending on the material such as the inorganic film of iNx. Therefore, it is necessary to separately etch the transparent conductive film on the organic film and the inorganic film. And increased costs.
【0004】高開口率構造の液晶表示装置のアクティブ
マトリクス基板の平面図を図1(a)に、そのX−X断
面を図1(b)に示す。ガラス基板0上に形成されたT
FT6、ソース配線3及びゲート絶縁膜5の上に層間絶
縁膜として有機絶縁膜7が形成されている。有機絶縁膜
7は、TFTが形成されているB領域以外は、TCP取
り付け用端子11の取り出しの為、端子が形成されるA
領域では有機絶縁膜7は取り除かれている。FIG. 1A is a plan view of an active matrix substrate of a liquid crystal display device having a high aperture ratio structure, and FIG. T formed on glass substrate 0
An organic insulating film 7 is formed as an interlayer insulating film on the FT 6, the source line 3, and the gate insulating film 5. In the organic insulating film 7, except for the region B where the TFT is formed, the terminal A is formed for taking out the terminal 11 for attaching the TCP.
In the region, the organic insulating film 7 has been removed.
【0005】これらの上に電極用の透明導電膜をスバッ
タ法にて成膜し、透明導電膜をパターニングして絵素電
極8及びTCP取り付け用端子11を形成する。[0005] A transparent conductive film for an electrode is formed thereon by sputtering, and the transparent conductive film is patterned to form a pixel electrode 8 and a TCP mounting terminal 11.
【0006】しかし、従来の透明導電膜の成膜条件では
図2(a)から分かるように、無機膜上の透明導電膜
は、有機膜上の透明導電膜よりもジャストエッチング時
間が遅く、有機膜上の透明導電膜にエッチング時間を合
わせると無機膜上の透明導電膜がアンダーエッチとな
り、無機膜上の透明導電膜にエッチング時間を合わせる
と有機膜上の透明導電膜がオーバーエッチとなる。この
為、A領域とB領域では別々にエッチングを行う必要が
あり、絵素電極8及びTCP取り付け用端子11をパタ
ーニングによって形成するためには、図4(a)に示す
ように、フォト工程、エッチング工程を各2工程づつ必
要とする。However, under the conventional transparent conductive film formation conditions, as can be seen from FIG. 2A, the transparent conductive film on the inorganic film has a just etching time longer than that of the transparent conductive film on the organic film, and the organic conductive film has a longer etching time. When the etching time is adjusted to the transparent conductive film on the film, the transparent conductive film on the inorganic film is under-etched, and when the etching time is adjusted to the transparent conductive film on the inorganic film, the transparent conductive film on the organic film is over-etched. Therefore, it is necessary to perform etching separately in the region A and the region B. In order to form the picture element electrode 8 and the terminal 11 for attaching the TCP by patterning, as shown in FIG. Two etching steps are required.
【0007】本発明は、有機膜、無機膜上の透明導電膜
のエッチングレート差に起因する工程数の増加、コスト
アップの削減を目的として、有機膜、無機膜上に関係な
く同一なエッチングレートを持つ透明導電膜の成膜方法
を提供をすることである。The present invention aims at increasing the number of steps and reducing the cost due to the difference between the etching rates of the transparent conductive film on the organic film and the inorganic film, and reducing the cost. To provide a method for forming a transparent conductive film having the following.
【0008】[0008]
【課題を解決するための手段】請求項1に記載の発明
は、透明導電膜の成膜初期段階で斜め入射成分を多く取
り入れて成膜することを特徴とする。請求項2に記載の
発明は、前記透明導電膜の成膜温度が、前記透明導電膜
の下に形成される有機絶縁膜の変質温度より下であるこ
とを特徴とする。According to a first aspect of the present invention, a transparent conductive film is formed by incorporating a large amount of obliquely incident components at an initial stage of film formation. The invention according to claim 2 is characterized in that the film forming temperature of the transparent conductive film is lower than the deterioration temperature of the organic insulating film formed below the transparent conductive film.
【0009】以下に本発明による作用について説明す
る。本発明の請求項1の本発明に透明導電膜の成膜方法
によれば、有機膜、無機膜上に左右されないエッチング
レートの透明導電膜の成膜でき、従来の成膜方法で発生
していた工程数の増加、コストアップ分を削減できる。The operation of the present invention will be described below. According to the method for forming a transparent conductive film according to the first aspect of the present invention, a transparent conductive film having an etching rate independent of an organic film or an inorganic film can be formed. Increase in the number of processes and cost increase.
【0010】本発明の請求項2の本発明に透明導電膜の
成膜方法によれば、有機絶縁膜が変質することなく透明
導電膜を形成することができる。According to the method for forming a transparent conductive film according to the second aspect of the present invention, a transparent conductive film can be formed without deteriorating the organic insulating film.
【0011】[0011]
【発明の実施の形態】以下に本実施形態の透明導電膜の
製造方法について説明する。DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for producing a transparent conductive film according to the present embodiment will be described below.
【0012】マグネット揺動型枚葉式スバッタ装置を用
い、透明導電膜にはITO(In203:95%、Sn0
2:5%)ターゲットを用いて、Ar、酸素混合雰囲気
中での反応性スパッタリング法により成膜を行った。[0012] Using a magnet swinging single-wafer processing type Subatta device, the transparent conductive film ITO (In 2 0 3: 95 %, Sn0
(2 : 5%) Using a target, a film was formed by a reactive sputtering method in an atmosphere of a mixture of Ar and oxygen.
【0013】なお、スパッタ条件を成膜温度170℃、
Arガス100sccm、酸素ガス2.0sccm、ス
パッタ圧力0.65Pa、及び、成膜初期段階に斜め入
射成分を多く取り入れるために、マグネット揺動スピー
ドを従来の成膜条件の1/4の10mm/secとし、
1000Åの厚さを成膜した成膜条件1。成膜温度17
0℃、Arガス100sccm、酸素ガス2.Oscc
m、スパッタ圧力0.65Pa、及び、成膜初期段階に
斜め入射成分を多く取り入れるために、マグネット揺動
スピードを従来の成膜条件の1/8の5mm/secと
し、1000Åの厚さを成膜した成膜条件2の2種類と
した。The sputtering conditions were as follows: a film formation temperature of 170 ° C .;
Ar gas: 100 sccm, oxygen gas: 2.0 sccm, sputtering pressure: 0.65 Pa, and in order to incorporate a large amount of obliquely incident components in the initial stage of film formation, the magnet swing speed was set to 10 mm / sec, which was 1/4 of the conventional film formation condition. age,
Film-forming condition 1 for forming a film having a thickness of 1000 °. Film forming temperature 17
1. 0 ° C., Ar gas 100 sccm, oxygen gas Oscc
m, the sputtering pressure is 0.65 Pa, and in order to incorporate a large amount of oblique incident components in the initial stage of film formation, the magnet swing speed is set to 5 mm / sec, which is 1/8 of the conventional film formation conditions, and a thickness of 1000 mm is formed. Two types of film formation conditions 2 were used.
【0014】図3(a)に、マグネット揺動型枚葉式ス
バッタ装置のマグネットの動作を示す。図3(a)にお
いて、12はITOターゲット、13はマグネット、1
4はマグネット揺動上限、15はマグネット揺動下限、
16はマグネット揺動距離であり、17の矢印の方向に
マグネットは移動する。図3(b)は、本発明の成膜条
件と従来の成膜条件のマグネットの移動速度を示す表で
ある。FIG. 3 (a) shows the operation of the magnet of the magnet swing type single-wafer batter device. In FIG. 3A, 12 is an ITO target, 13 is a magnet, 1
4 is the magnet swing upper limit, 15 is the magnet swing lower limit,
Reference numeral 16 denotes a magnet swing distance, and the magnet moves in the direction of the arrow 17. FIG. 3B is a table showing the moving speed of the magnet under the film forming conditions of the present invention and the conventional film forming conditions.
【0015】上述の様にして形成された透明導電膜をフ
ォトリソグラフィー工程及びエッチング工程で所望の形
状にパターニングして、塩酸系のエッチャントにてエッ
チングを行ないジャストエッチング時間の評価を行っ
た。ジャストエッチング時間の結果を図2(a)に、本
発明条件のジャストエッチ時間の温度依存性の結果を図
2(b)に示す。The transparent conductive film formed as described above was patterned into a desired shape by a photolithography step and an etching step, and etching was performed with a hydrochloric acid-based etchant to evaluate the just etching time. FIG. 2A shows the result of the just etching time, and FIG. 2B shows the result of the temperature dependence of the just etching time under the conditions of the present invention.
【0016】図2(a)から、従来の成膜条件よりも、
本実施形態の成膜条件のジャストエッチ時間が有機膜
上、無機膜上と差が少ないことが分かる。また、図2
(b)から、成膜温度を上げることによって、有機膜上
に形成された透明導電膜と無機膜上に形成された透明導
電膜とのジャストエッチ時間の差をさらになくすことが
できることが分かる。From FIG. 2A, it can be seen that the conventional film forming conditions
It can be seen that there is little difference between the just etch time of the film forming conditions of the present embodiment and that of the organic film and the inorganic film. FIG.
(B) shows that the difference in the just etch time between the transparent conductive film formed on the organic film and the transparent conductive film formed on the inorganic film can be further reduced by increasing the film forming temperature.
【0017】さらに、図2(c)から、成膜温度を上げ
すぎると有機膜の変質を引き起こすことが分かる。Further, from FIG. 2 (c), it can be seen that an excessively high deposition temperature causes deterioration of the organic film.
【0018】上記の結果から明らかなように、ITOス
バッタ時の成膜初期段階で斜め入射成分を多く取り込
み、Ar、酸素流量比及び成膜温度を調整し成膜すれ
ば、エッチングレートが下地である有機膜、無機膜に左
右されないITO膜を成膜することができる。As is apparent from the above results, if a large amount of oblique incident components are taken in the initial stage of film formation at the time of ITO sputtering and the film is formed by adjusting the Ar, the oxygen flow rate and the film formation temperature, the etching rate becomes lower than the base. An ITO film which is not affected by a certain organic film or inorganic film can be formed.
【0019】本発明によって、有機膜上の透明導電膜と
無機膜上の透明導電膜を同時にエッチングできるように
なり、図4(b)に示すように、フォト工程、エッチン
グ工程が各1工程づつですみ、従来の成膜方法よりもフ
ォト工程、エッチング工程を各1工程づつ削減でき、ま
た、この分のコストを削減できた。According to the present invention, the transparent conductive film on the organic film and the transparent conductive film on the inorganic film can be etched at the same time. As shown in FIG. As a result, the photo process and the etching process can be reduced one by one each in comparison with the conventional film forming method, and the cost can be reduced accordingly.
【0020】[0020]
【発明の効果】本発明の請求項1によれば、有機絶縁膜
上に形成された透明導電膜と無機膜の上に形成された透
明導電膜のジャストエッチング時間の差は小さくなる。
これによって、有機絶縁膜上に形成された透明導電膜と
無機膜上に形成された透明導電膜を同時にエッチングで
きるようになり、フォト工程、エッチング工程が各1工
程づつですみ、コストを削減できた。According to the first aspect of the present invention, the difference in the just etching time between the transparent conductive film formed on the organic insulating film and the transparent conductive film formed on the inorganic film is reduced.
As a result, the transparent conductive film formed on the organic insulating film and the transparent conductive film formed on the inorganic film can be simultaneously etched, so that only one photo step and one etching step are required, thereby reducing costs. Was.
【0021】また本発明の請求項2によれば、有機絶縁
膜が変質することなく透明導電膜を形成することができ
る。According to the second aspect of the present invention, a transparent conductive film can be formed without deteriorating the organic insulating film.
【図1】本発明の実施例の高開口率パターン構造平面図
と断面図の一例である。FIG. 1 is an example of a plan view and a cross-sectional view of a high aperture ratio pattern structure according to an embodiment of the present invention.
【図2】(a)成膜条件でのジャストエッチング時間を
示すグラフ、(b)本発明条件のジャストエッチング時
間の温度依存性を示すグラフ、(c)成膜温度が有機膜
に与える影響を表した表である。2A is a graph showing the just etching time under film forming conditions, FIG. 2B is a graph showing the temperature dependence of the just etching time under the conditions of the present invention, and FIG. 2C shows the effect of the film forming temperature on the organic film. It is a table showing.
【図3】(a)マグネット揺動パターンを示す図、
(b)成膜条件別のマグネット揺動スピードを表す表で
ある。FIG. 3A is a diagram showing a magnet swing pattern.
(B) A table showing the magnet swing speed for each film forming condition.
【図4】従来成膜条件での工程フローと本発明の工程フ
ローを表した図である。FIG. 4 is a diagram showing a process flow under conventional film forming conditions and a process flow of the present invention.
0 ガラス基板 1 ゲート配線 2 コモン配線 3 ソース配線 4 陽極酸化膜 5 ゲート絶縁膜 6 TFT 7 有機絶縁膜 8 絵素電極 9 ゲート電極 10 ソース電極 11 TCP取り付け用端子 12 ターゲット 13 マグネット 14 マグネット揺動上限 15 マグネット揺動下限 16 マグネット揺動距離 0 Glass substrate 1 Gate wiring 2 Common wiring 3 Source wiring 4 Anodized film 5 Gate insulating film 6 TFT 7 Organic insulating film 8 Pixel electrode 9 Gate electrode 10 Source electrode 11 TCP mounting terminal 12 Target 13 Magnet 14 Magnet swing upper limit 15 Lower limit of magnet swing 16 Magnet swing distance
───────────────────────────────────────────────────── フロントページの続き Fターム(参考) 2H092 JA24 MA05 MA13 MA17 NA27 PA01 PA08 4K029 BA50 BC09 BD00 CA15 EA08 4M104 AA10 BB36 DD37 DD39 GG20 5F103 AA08 BB14 BB22 DD30 HH04 HH07 LL13 LL20 NN01 PP11 RR08 ──────────────────────────────────────────────────続 き Continued on the front page F term (reference) 2H092 JA24 MA05 MA13 MA17 NA27 PA01 PA08 4K029 BA50 BC09 BD00 CA15 EA08 4M104 AA10 BB36 DD37 DD39 GG20 5F103 AA08 BB14 BB22 DD30 HH04 HH07 LL13 LL20 NN01 PP11 RR08
Claims (2)
分を多く取り入れて成膜することを特徴とする透明導電
膜の成膜方法。1. A method for forming a transparent conductive film, wherein a film is formed by incorporating a large amount of oblique incident components at an initial stage of the formation of the transparent conductive film.
電膜の下に形成される有機絶縁膜の変質温度より下であ
ることを特徴とする請求項1に記載の透明導電膜の成膜
方法。2. The transparent conductive film according to claim 1, wherein a film forming temperature of the transparent conductive film is lower than a deterioration temperature of an organic insulating film formed below the transparent conductive film. Film formation method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10276773A JP2000104166A (en) | 1998-09-30 | 1998-09-30 | Formation of transparent electrically conductive film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10276773A JP2000104166A (en) | 1998-09-30 | 1998-09-30 | Formation of transparent electrically conductive film |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2000104166A true JP2000104166A (en) | 2000-04-11 |
Family
ID=17574164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10276773A Pending JP2000104166A (en) | 1998-09-30 | 1998-09-30 | Formation of transparent electrically conductive film |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2000104166A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100437251C (en) * | 2002-08-16 | 2008-11-26 | Nec液晶技术株式会社 | Liquid crystal display with transparent conductive film on coated formed sandwich insulation film |
US7586572B2 (en) | 2001-03-29 | 2009-09-08 | Nec Lcd Technologies, Ltd. | Liquid crystal display having transparent conductive film on interlayer insulating film formed by coating |
-
1998
- 1998-09-30 JP JP10276773A patent/JP2000104166A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7586572B2 (en) | 2001-03-29 | 2009-09-08 | Nec Lcd Technologies, Ltd. | Liquid crystal display having transparent conductive film on interlayer insulating film formed by coating |
US8610857B2 (en) | 2001-03-29 | 2013-12-17 | Nlt Technologies, Ltd. | Liquid crystal display having transparent conductive film on interlayer insulating film formed by coating |
CN100437251C (en) * | 2002-08-16 | 2008-11-26 | Nec液晶技术株式会社 | Liquid crystal display with transparent conductive film on coated formed sandwich insulation film |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2637078B2 (en) | Method of depositing gate electrode material for tipping thin film field effect transistor | |
US5883682A (en) | Structure of a liquid crystal display and method of manufacturing the same | |
JP2001053283A (en) | Semiconductor device and its manufacture | |
KR100653467B1 (en) | Method for manufacturing tft-lcd | |
WO2015062265A1 (en) | Pixel structure, array substrate, display device, and method for manufacturing a pixel structure | |
JPH04280637A (en) | Manufacture of thin film transistor | |
KR101058458B1 (en) | Array substrate for liquid crystal display device using low molecular organic semiconductor material and manufacturing method thereof | |
JPH08236775A (en) | Film transistor, and its manufacture | |
WO2020093442A1 (en) | Method for manufacturing array substrate, and array substrate | |
JPH0756190A (en) | Thin-film transistor and its production | |
KR20180010655A (en) | Method of manufacturing thin film transistor and method of manufacturing flat panel display device | |
JP2000104166A (en) | Formation of transparent electrically conductive film | |
JP2002268585A (en) | Active matrix substrate and method for manufacturing the same | |
US20050007511A1 (en) | Method of fabricating liquid crystal display device and wiring structure of liquid crystal display device | |
CN101567391A (en) | Structure of thin film transistor | |
US5049952A (en) | Thin film transistor for use in a flat plate display | |
JP2556550B2 (en) | Method for forming high yield electrical contacts to amorphous silicon | |
JP3514997B2 (en) | Method for manufacturing liquid crystal display device and method for manufacturing active matrix substrate | |
JP2966142B2 (en) | Amorphous silicon thin film transistor array | |
JPH10341022A (en) | Production of substrate for tft array | |
JP2002352627A (en) | Indium tin oxide thin film and its manufacturing method, liquid crystal display element | |
CN100552898C (en) | Thin-film transistor and manufacture method thereof | |
KR20010004016A (en) | Method of manufacturing TFT-LCD | |
US20220123029A1 (en) | Gate driver on array (goa) substrate, method for fabricating same, and display device comprising same | |
KR100303347B1 (en) | Manufacturing Method of Thin Film Transistor |