JP2000048057A5 - - Google Patents

Download PDF

Info

Publication number
JP2000048057A5
JP2000048057A5 JP1998213156A JP21315698A JP2000048057A5 JP 2000048057 A5 JP2000048057 A5 JP 2000048057A5 JP 1998213156 A JP1998213156 A JP 1998213156A JP 21315698 A JP21315698 A JP 21315698A JP 2000048057 A5 JP2000048057 A5 JP 2000048057A5
Authority
JP
Japan
Prior art keywords
module
power supply
layout data
data creation
layout
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1998213156A
Other languages
English (en)
Japanese (ja)
Other versions
JP3971033B2 (ja
JP2000048057A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP21315698A priority Critical patent/JP3971033B2/ja
Priority claimed from JP21315698A external-priority patent/JP3971033B2/ja
Priority to US09/215,239 priority patent/US6405354B1/en
Publication of JP2000048057A publication Critical patent/JP2000048057A/ja
Publication of JP2000048057A5 publication Critical patent/JP2000048057A5/ja
Application granted granted Critical
Publication of JP3971033B2 publication Critical patent/JP3971033B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP21315698A 1998-07-28 1998-07-28 レイアウトデータ作成方法、レイアウトデータ作成装置、及び、記録媒体 Expired - Fee Related JP3971033B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP21315698A JP3971033B2 (ja) 1998-07-28 1998-07-28 レイアウトデータ作成方法、レイアウトデータ作成装置、及び、記録媒体
US09/215,239 US6405354B1 (en) 1998-07-28 1998-12-18 Method and apparatus to optimize power wiring layout and generate wiring layout data for a semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21315698A JP3971033B2 (ja) 1998-07-28 1998-07-28 レイアウトデータ作成方法、レイアウトデータ作成装置、及び、記録媒体

Publications (3)

Publication Number Publication Date
JP2000048057A JP2000048057A (ja) 2000-02-18
JP2000048057A5 true JP2000048057A5 (enExample) 2005-02-17
JP3971033B2 JP3971033B2 (ja) 2007-09-05

Family

ID=16634503

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21315698A Expired - Fee Related JP3971033B2 (ja) 1998-07-28 1998-07-28 レイアウトデータ作成方法、レイアウトデータ作成装置、及び、記録媒体

Country Status (2)

Country Link
US (1) US6405354B1 (enExample)
JP (1) JP3971033B2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4491113B2 (ja) * 1999-06-14 2010-06-30 セイコーエプソン株式会社 半導体集積回路の設計方法
JP2001351979A (ja) * 2000-06-05 2001-12-21 Fujitsu Ltd 半導体装置設計支援装置
US6523154B2 (en) * 2000-12-14 2003-02-18 International Business Machines Corporation Method for supply voltage drop analysis during placement phase of chip design
JP3654190B2 (ja) * 2001-01-17 2005-06-02 日本電気株式会社 配線設計方法および配線設計装置
JP4582962B2 (ja) 2001-06-08 2010-11-17 富士通セミコンダクター株式会社 電源網解析方法、電源網解析方法を実行するコンピュータプログラム、記録媒体、及び電源網解析装置
JP2003197750A (ja) * 2001-12-21 2003-07-11 Mitsubishi Electric Corp 半導体装置
US7603641B2 (en) * 2003-11-02 2009-10-13 Mentor Graphics Corporation Power/ground wire routing correction and optimization
JP4287294B2 (ja) * 2004-01-21 2009-07-01 株式会社東芝 自動設計方法、自動設計装置、及び半導体集積回路
US7315992B2 (en) * 2004-07-29 2008-01-01 Texas Instruments Incorporated Electro-migration (EM) and voltage (IR) drop analysis of integrated circuit (IC) designs
KR100593803B1 (ko) * 2004-12-06 2006-06-28 주식회사 엔타시스 반도체 집적회로의 블록배치 및 전력배선 설계방법
JP2007258215A (ja) * 2006-03-20 2007-10-04 Fujitsu Ltd セル配置プログラム、セル配置装置、及びセル配置方法
US7703059B2 (en) * 2006-05-22 2010-04-20 Lsi Corporation Method and apparatus for automatic creation and placement of a floor-plan region

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2580301B2 (ja) * 1988-12-27 1997-02-12 株式会社日立製作所 半導体集積回路装置
JP3052519B2 (ja) * 1992-01-14 2000-06-12 日本電気株式会社 集積回路の電源配線設計方法
JP3299842B2 (ja) * 1994-05-19 2002-07-08 富士通株式会社 半導体集積回路の配置配線方法および装置
US5598348A (en) * 1994-09-22 1997-01-28 Sun Microsystems, Inc. Method and apparatus for analyzing the power network of a VLSI circuit
JPH08316331A (ja) * 1995-03-15 1996-11-29 Toshiba Corp 半導体集積回路及びその設計方法
US5878053A (en) * 1997-06-09 1999-03-02 Synopsys, Inc. Hierarchial power network simulation and analysis tool for reliability testing of deep submicron IC designs
JP4153095B2 (ja) * 1998-08-07 2008-09-17 富士通株式会社 レイアウトデータ作成方法、レイアウトデータ作成装置、及び記録媒体

Similar Documents

Publication Publication Date Title
JP2000048057A5 (enExample)
TW584858B (en) Soft program and soft program verify of the core cells in flash memory array
JP2004046962A5 (enExample)
US20120286858A1 (en) Integrated circuit, method of generating a layout of an integrated circuit using standard cells, and a standard cell library providing such standard cells
US20080016482A1 (en) Density driven layout for rram configuration module
TWI318407B (en) Cubic memory array, method of creating a memory circuit, and circuit including a memory device
Wang et al. Differential power processing for ultra-efficient data storage
DE60316190D1 (de) Speichersystem mit speichermodulen und mehrerer speicherbänke
JP2003142662A5 (enExample)
CN1291286A (zh) 测试印刷电路板的方法和装置
CN108415320A (zh) 供电电路、电路板以及虚拟数字币挖矿机
KR100293021B1 (ko) 집적회로장치의제조방법및집적회로장치
CN113609432B (zh) 一种光伏电站电缆长度计算方法、装置及存储介质
TW200605088A (en) Apparatus and method for testing semiconductor memory device
JP3971033B2 (ja) レイアウトデータ作成方法、レイアウトデータ作成装置、及び、記録媒体
EP1111522A3 (en) Computer-aided design supporting system in which cells can be arranged independently
JP2004047829A5 (enExample)
JP2002190572A5 (enExample)
TW591447B (en) Semiconductor integrated circuit
JP2003203499A5 (enExample)
CN106159964A (zh) 一种功率模块
CN101303704B (zh) 印刷电路板设计方法
US20230230922A1 (en) Semiconductor device having plural memory cell mats
TW200941264A (en) Integrated circuit design method applied to a plurality of library cells and integrated circuit design system thereof
CN104050924B (zh) Led驱动芯片及其控制方法和led模组