IT8319718A0 - Di tipo dinamico. memoria a semiconduttori comprendente un circuito di scarica - Google Patents

Di tipo dinamico. memoria a semiconduttori comprendente un circuito di scarica

Info

Publication number
IT8319718A0
IT8319718A0 IT8319718A IT1971883A IT8319718A0 IT 8319718 A0 IT8319718 A0 IT 8319718A0 IT 8319718 A IT8319718 A IT 8319718A IT 1971883 A IT1971883 A IT 1971883A IT 8319718 A0 IT8319718 A0 IT 8319718A0
Authority
IT
Italy
Prior art keywords
semiconductor memory
discharge circuit
memory including
dynamic type
dynamic
Prior art date
Application number
IT8319718A
Other languages
English (en)
Other versions
IT1170111B (it
Inventor
Daniel Dumont
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of IT8319718A0 publication Critical patent/IT8319718A0/it
Application granted granted Critical
Publication of IT1170111B publication Critical patent/IT1170111B/it

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/414Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
    • G11C11/415Address circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
IT19718/83A 1982-02-26 1983-02-23 Memoria a semiconduttori comprendente un circuito di scarica di tipo dinamico IT1170111B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8203237A FR2522432A1 (fr) 1982-02-26 1982-02-26 Procede pour obtenir la decharge rapide d'une rangee de matrice memoire, et circuit de decharge dynamique correspondant

Publications (2)

Publication Number Publication Date
IT8319718A0 true IT8319718A0 (it) 1983-02-23
IT1170111B IT1170111B (it) 1987-06-03

Family

ID=9271390

Family Applications (1)

Application Number Title Priority Date Filing Date
IT19718/83A IT1170111B (it) 1982-02-26 1983-02-23 Memoria a semiconduttori comprendente un circuito di scarica di tipo dinamico

Country Status (9)

Country Link
US (1) US4539659A (it)
JP (1) JPS58175190A (it)
KR (1) KR910000966B1 (it)
CA (1) CA1188806A (it)
DE (1) DE3305427C2 (it)
FR (1) FR2522432A1 (it)
GB (1) GB2117202B (it)
IE (1) IE54398B1 (it)
IT (1) IT1170111B (it)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59162689A (ja) * 1983-03-07 1984-09-13 Nippon Telegr & Teleph Corp <Ntt> 半導体メモリのワ−ド線放電回路
JPS60140592A (ja) * 1983-12-28 1985-07-25 Hitachi Ltd 半導体メモリ
US4570240A (en) * 1983-12-29 1986-02-11 Motorola, Inc. AC Transient driver for memory cells
US4864539A (en) * 1987-01-15 1989-09-05 International Business Machines Corporation Radiation hardened bipolar static RAM cell
US4825413A (en) * 1987-02-24 1989-04-25 Texas Instruments Incorporated Bipolar-CMOS static ram memory device
US4961168A (en) * 1987-02-24 1990-10-02 Texas Instruments Incorporated Bipolar-CMOS static random access memory device with bit line bias control
US5278795A (en) * 1987-03-27 1994-01-11 U.S. Philips Corporation Memory circuit having a line decoder with a Darlington-type switching stage and a discharge current source
US4862421A (en) * 1988-02-16 1989-08-29 Texas Instruments Incorporated Sensing and decoding scheme for a BiCMOS read/write memory
US4951255A (en) * 1989-04-14 1990-08-21 Atmel Corporation Memory current sink
CA2042432A1 (en) * 1990-05-31 1991-12-01 Robert M. Reinschmidt Memory selection circuit
US5321658A (en) * 1990-05-31 1994-06-14 Oki Electric Industry Co., Ltd. Semiconductor memory device being coupled by auxiliary power lines to a main power line

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4168490A (en) * 1978-06-26 1979-09-18 Fairchild Camera And Instrument Corporation Addressable word line pull-down circuit
FR2443118A1 (fr) * 1978-11-30 1980-06-27 Ibm France Dispositif pour l'alimentation des memoires monolithiques
JPS55129992A (en) 1979-03-24 1980-10-08 Mitsubishi Electric Corp Semiconductor memory
DE3004565C2 (de) * 1980-02-07 1984-06-14 Siemens AG, 1000 Berlin und 8000 München Integrierte digitale Halbleiterschaltung

Also Published As

Publication number Publication date
IT1170111B (it) 1987-06-03
CA1188806A (en) 1985-06-11
KR840003892A (ko) 1984-10-04
GB2117202B (en) 1985-10-23
DE3305427A1 (de) 1983-09-15
KR910000966B1 (ko) 1991-02-19
FR2522432B1 (it) 1984-04-13
US4539659A (en) 1985-09-03
IE54398B1 (en) 1989-09-27
IE830378L (en) 1983-08-26
GB2117202A (en) 1983-10-05
GB8304974D0 (en) 1983-03-30
DE3305427C2 (de) 1986-03-27
JPS58175190A (ja) 1983-10-14
FR2522432A1 (fr) 1983-09-02
JPH0315280B2 (it) 1991-02-28

Similar Documents

Publication Publication Date Title
IT8319579A0 (it) Memoria a semiconduttori.
DE3381545D1 (de) Halbleiterspeicheranordnung.
DE3382212D1 (de) Halbleiterspeicher.
DE3279855D1 (en) Nonvolatile semiconductor memory circuit
DE3279599D1 (en) Stacked semiconductor memory
DE3177169D1 (de) Halbleiterspeicheranordnung.
IT8322946A0 (it) Circuito di protezione per dispositivi a circuito integrato.
FR2528613B1 (fr) Memoire a semi-conducteurs
IT8323550A0 (it) Circuito di interfaccia.
KR880014861A (ko) 반도체 기억장치
IT8321325A0 (it) Circuito di completamento di chiamate.
IT8124940A0 (it) Circuito integrato a semiconduttori.
DE3485174D1 (de) Halbleiterspeicheranordnung.
DE3485625D1 (de) Halbleiterspeicheranordnung.
IT8321878A0 (it) Memoria di sola lettura a semiconduttori.
DE3484180D1 (de) Halbleiterspeicheranordnung.
DE3481355D1 (de) Halbleiterspeicheranordnung.
DE3177221D1 (de) Halbleiterspeicherschaltung.
IT8322951A0 (it) Dispositivo di memoria a semiconduttori.
DE3381546D1 (de) Statische speicherschaltung.
DE3486094T2 (de) Halbleiterspeicheranordnung.
IT8319718A0 (it) Di tipo dinamico. memoria a semiconduttori comprendente un circuito di scarica
DE3484630D1 (de) Halbleiterspeicheranordnung.
DE3381723D1 (de) Halbleiterspeicheranordnung.
IT8320755A0 (it) Circuito di enucleazione, di tipo dinamico.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19950227