IT1225623B - Formazione di contatti autoallineati senza l'impiego di una relativa maschera - Google Patents

Formazione di contatti autoallineati senza l'impiego di una relativa maschera

Info

Publication number
IT1225623B
IT1225623B IT8883673A IT8367388A IT1225623B IT 1225623 B IT1225623 B IT 1225623B IT 8883673 A IT8883673 A IT 8883673A IT 8367388 A IT8367388 A IT 8367388A IT 1225623 B IT1225623 B IT 1225623B
Authority
IT
Italy
Prior art keywords
self
formation
aligned contacts
relative mask
mask
Prior art date
Application number
IT8883673A
Other languages
English (en)
Other versions
IT8883673A0 (it
Inventor
Pier Luigi Crotti
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to IT8883673A priority Critical patent/IT1225623B/it
Publication of IT8883673A0 publication Critical patent/IT8883673A0/it
Priority to DE68916166T priority patent/DE68916166T2/de
Priority to EP89830447A priority patent/EP0365493B1/en
Priority to JP1274759A priority patent/JPH02164026A/ja
Priority to US07/424,450 priority patent/US4957881A/en
Application granted granted Critical
Publication of IT1225623B publication Critical patent/IT1225623B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/978—Semiconductor device manufacturing: process forming tapered edges on substrate or adjacent layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
IT8883673A 1988-10-20 1988-10-20 Formazione di contatti autoallineati senza l'impiego di una relativa maschera IT1225623B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT8883673A IT1225623B (it) 1988-10-20 1988-10-20 Formazione di contatti autoallineati senza l'impiego di una relativa maschera
DE68916166T DE68916166T2 (de) 1988-10-20 1989-10-16 Herstellen von selbstjustierenden Kontakten ohne Maske.
EP89830447A EP0365493B1 (en) 1988-10-20 1989-10-16 Maskless formation of selfaligned contacts
JP1274759A JPH02164026A (ja) 1988-10-20 1989-10-20 マスクを使用しない自己整列コンタクトの形成方法
US07/424,450 US4957881A (en) 1988-10-20 1989-10-20 Formation of self-aligned contacts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8883673A IT1225623B (it) 1988-10-20 1988-10-20 Formazione di contatti autoallineati senza l'impiego di una relativa maschera

Publications (2)

Publication Number Publication Date
IT8883673A0 IT8883673A0 (it) 1988-10-20
IT1225623B true IT1225623B (it) 1990-11-22

Family

ID=11323761

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8883673A IT1225623B (it) 1988-10-20 1988-10-20 Formazione di contatti autoallineati senza l'impiego di una relativa maschera

Country Status (5)

Country Link
US (1) US4957881A (it)
EP (1) EP0365493B1 (it)
JP (1) JPH02164026A (it)
DE (1) DE68916166T2 (it)
IT (1) IT1225623B (it)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60220975A (ja) * 1984-04-18 1985-11-05 Toshiba Corp ＧａＡｓ電界効果トランジスタ及びその製造方法
US5114874A (en) * 1987-07-15 1992-05-19 Rockwell International Corporation Method of making a sub-micron NMOS, PMOS and CMOS devices with methods for forming sub-micron contacts
US5030587A (en) * 1990-06-05 1991-07-09 Micron Technology, Inc. Method of forming substantially planar digit lines
IT1243303B (it) * 1990-07-24 1994-05-26 Sgs Thomson Microelectronics Schieramento di celle di memoria con linee metalliche di connessione di source e di drain formate sul substrato ed ortogonalmente sovrastate da linee di connessione di gate e procedimento per la sua fabbricazione
US5100838A (en) * 1990-10-04 1992-03-31 Micron Technology, Inc. Method for forming self-aligned conducting pillars in an (IC) fabrication process
US5296400A (en) * 1991-12-14 1994-03-22 Hyundai Electronics Industries Co., Ltd. Method of manufacturing a contact of a highly integrated semiconductor device
JP2727909B2 (ja) * 1993-03-26 1998-03-18 松下電器産業株式会社 金属配線の形成方法
US5395801A (en) * 1993-09-29 1995-03-07 Micron Semiconductor, Inc. Chemical-mechanical polishing processes of planarizing insulating layers
US5960304A (en) * 1996-05-20 1999-09-28 Texas Instruments Incorporated Method for forming a contact to a substrate
US5683941A (en) * 1996-07-02 1997-11-04 National Semiconductor Corporation Self-aligned polycide process that utilizes a planarized layer of material to expose polysilicon structures to a subsequently deposited metal layer that is reacted to form the metal silicide
US6083803A (en) 1998-02-27 2000-07-04 Micron Technology, Inc. Semiconductor processing methods of forming a conductive projection and methods of increasing alignment tolerances
US6387759B1 (en) * 1998-05-18 2002-05-14 Hyundai Electronics Industries Co., Ltd. Method of fabricating a semiconductor device
SG82606A1 (en) * 1998-06-24 2001-08-21 Chartered Semiconductor Mfg A method to prevent dishing in chemical mechanical polishing
US6017803A (en) * 1998-06-24 2000-01-25 Chartered Semiconductor Manufacturing, Ltd. Method to prevent dishing in chemical mechanical polishing
US6235545B1 (en) 1999-02-16 2001-05-22 Micron Technology, Inc. Methods of treating regions of substantially upright silicon-comprising structures, method of treating silicon-comprising emitter structures, methods of forming field emission display devices, and cathode assemblies
DE10133873B4 (de) * 2001-07-12 2005-04-28 Infineon Technologies Ag Verfahren zur Herstellung von Kontakten für integrierte Schaltungen
US7405452B2 (en) * 2004-02-02 2008-07-29 Hamza Yilmaz Semiconductor device containing dielectrically isolated PN junction for enhanced breakdown characteristics
US7416976B2 (en) * 2005-08-31 2008-08-26 Infineon Technologies Ag Method of forming contacts using auxiliary structures
US20070077748A1 (en) * 2005-09-30 2007-04-05 Dominik Olligs Method for forming a semiconductor product and semiconductor product
US9276115B2 (en) 2013-08-29 2016-03-01 Globalfoundries Inc. Semiconductor devices and methods of manufacture
CN106158725B (zh) * 2015-03-26 2019-03-29 中芯国际集成电路制造(上海)有限公司 半导体结构的形成方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4398335A (en) * 1980-12-09 1983-08-16 Fairchild Camera & Instrument Corporation Multilayer metal silicide interconnections for integrated circuits
FR2525389A1 (fr) * 1982-04-14 1983-10-21 Commissariat Energie Atomique Procede de positionnement d'une ligne d'interconnexion sur un trou de contact electrique d'un circuit integre
JPS592352A (ja) * 1982-06-28 1984-01-07 Toshiba Corp 半導体装置の製造方法
US4464824A (en) * 1982-08-18 1984-08-14 Ncr Corporation Epitaxial contact fabrication process
JPS60142544A (ja) * 1983-12-28 1985-07-27 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JPS60173856A (ja) * 1984-02-10 1985-09-07 Fujitsu Ltd 半導体装置の製造方法
US4545852A (en) * 1984-06-20 1985-10-08 Hewlett-Packard Company Planarization of dielectric films on integrated circuits
US4662064A (en) * 1985-08-05 1987-05-05 Rca Corporation Method of forming multi-level metallization
JPS6278855A (ja) * 1985-10-01 1987-04-11 Sharp Corp 半導体装置
US4894351A (en) * 1988-02-16 1990-01-16 Sprague Electric Company Method for making a silicon IC with planar double layer metal conductors system

Also Published As

Publication number Publication date
IT8883673A0 (it) 1988-10-20
DE68916166T2 (de) 1994-09-22
EP0365493A2 (en) 1990-04-25
JPH02164026A (ja) 1990-06-25
US4957881A (en) 1990-09-18
EP0365493A3 (en) 1992-07-08
EP0365493B1 (en) 1994-06-15
DE68916166D1 (de) 1994-07-21

Similar Documents

Publication Publication Date Title
IT1225623B (it) Formazione di contatti autoallineati senza l'impiego di una relativa maschera
MX9202976A (es) Una preparacion de etoposido.
FI955941A0 (fi) Farmaseuttisesti aktiivisia CNS-yhdisteitä
IT8822054A0 (it) Maschera per immersione.
ITTO930558A0 (it) Maschera facciale subacquea
IT8722481A0 (it) Polipeptidi immunologicamente attivi con una tossicita' alterata utili per la preparazione di un vaccino antipertosse.
IT1241350B (it) Oggetti lavorati a maglia che determinano una ridotta sensazione di umidita'.
FR2633106B3 (fr) Bougie d'allumage
DE68901332D1 (de) Maskenteil.
IT9021589A1 (it) Metodo per la fabbricazione di una maschera.
DK163414C (da) Mund-til-mund-genoplivelses-maske
USD246386S (en) Concrete block
USD245212S (en) Toothbrush
IT1215684B (it) Maschera antigas.
USD246994S (en) Concrete block
FR2566265B1 (fr) Bague d'extension phallique
IT210138Z2 (it) Maschera subacquea.
IT1229490B (it) Sintesi della 2, 2'delta2- -bis-ossazolina
ES1003115Y (es) Una banera
ES263826Y (es) "una gradilla".
ES263083Y (es) "una garrafa".
ES266709Y (es) "una central de hormigonado".
ES263309Y (es) "una luminaria".
ES1025072Y (es) Una nueva variedad de portainjerto de cerezo.
IT8984951A0 (it) Maschera magnetica.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971030